| To: | Himanshu Chauhan <hschauhan@nulltrace.org> |
|---|---|
| Subject: | Re: Kernel link address assumption |
| From: | Yang Shi <yang.shi@windriver.com> |
| Date: | Tue, 01 Mar 2011 16:06:37 +0800 |
| Cc: | "Kevin D. Kissell" <kevink@paralogos.com>, linux-mips <linux-mips@linux-mips.org> |
| In-reply-to: | <4D66A1AC.2090007@nulltrace.org> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <4D669FCE.8000601@nulltrace.org> <4D66A08F.7050605@paralogos.com> <4D66A1AC.2090007@nulltrace.org> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Thunderbird 2.0.0.24 (X11/20100411) |
Himanshu Chauhan 写道: On Thursday 24 February 2011 11:46 PM, Kevin D. Kissell wrote:On 02/24/11 10:13, Himanshu Chauhan wrote:Hi,Does Linux kernel for MIPS assumes that its link address is always in Kseg0?What if I change the link address to somewhere in useg?Your page fault handlers will be in for an interesting time. ;o)What you describe can be, and is done, for virtualized kernels running on top of a hypervisor, but there's a bit more involved than just changing the link address.Hi Kevin,You just caught that. Thats what I am trying to evaluate. What all I would need to do apart from changing the link address. I am working on a bare metal hypervisor for MIPS architecture. You need setup suitable TLB mappings for Linux kernel in bootloader or Hypervisor. Yang Any pointers? Regards Himanshu |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH] MIPS: Jz4740: Add HAVE_CLK, Maurus Cuelenaere |
|---|---|
| Next by Date: | Re: [PATCH] MIPS: Jz4740: Add HAVE_CLK, Lars-Peter Clausen |
| Previous by Thread: | [PATCH] MIPS: Jz4740: Add HAVE_CLK, Maurus Cuelenaere |
| Next by Thread: | [PATCH V2 00/10] MIPS: add support for Lantiq SoCs, John Crispin |
| Indexes: | [Date] [Thread] [Top] [All Lists] |