| To: | David Gibson <david@gibson.dropbear.id.au>, David Daney <ddaney@caviumnetworks.com>, linux-mips@linux-mips.org, devicetree-discuss@lists.ozlabs.org, grant.likely@secretlab.ca, linux-kernel@vger.kernel.org |
|---|---|
| Subject: | Re: [RFC PATCH 02/10] MIPS: Octeon: Add device tree source files. |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Wed, 23 Feb 2011 15:30:28 +0100 |
| In-reply-to: | <20110223000759.GA26300@yookeroo> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1298408274-20856-1-git-send-email-ddaney@caviumnetworks.com> <1298408274-20856-3-git-send-email-ddaney@caviumnetworks.com> <20110223000759.GA26300@yookeroo> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.21 (2010-09-15) |
On Wed, Feb 23, 2011 at 11:07:59AM +1100, David Gibson wrote: > Uh.. where are the CPUs? CPUs are probed the old style way on MIPS. There is a large number of varieties of CPUs - things like cache size, cache line size, architectural extension and many small details of behaviour differ. If we'd fully honor DT CPU configuration information a kernel would need to have fairly full blown generic CPU support for anything under the sun. But there already is a scheme that allows platform support code to select permanet enablement, disablement or runtime probe for every CPU feature under the sun for significant code savings and performance gain. Ralf |
| Previous by Date: | Re: [PATCH v5] EHCI bus glue for on-chip PMC MSP USB controller, Anoop P A |
|---|---|
| Next by Date: | Re: [RFC PATCH 01/10] MIPS: Octeon: Move some Ethernet support files out of staging., Grant Likely |
| Previous by Thread: | Re: [RFC PATCH 02/10] MIPS: Octeon: Add device tree source files., David Gibson |
| Next by Thread: | Re: [RFC PATCH 02/10] MIPS: Octeon: Add device tree source files., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |