MIPS hardware performance counters may have either 32-bit or 64-bit
wide counter registers. The current implementation only supports the
32-bit variety.
These patches aim to add support for 64-bit wide counters while
mantaining support for 32-bit.
Changes from v1:
o Removed Octeon processor support to a separate patch set.
o Rebased against v5 of Deng-Cheng Zhu's cleanups:
http://patchwork.linux-mips.org/patch/2011/
http://patchwork.linux-mips.org/patch/2012/
http://patchwork.linux-mips.org/patch/2013/
http://patchwork.linux-mips.org/patch/2014/
http://patchwork.linux-mips.org/patch/2015/
o Tried to fix problem where 32-bit counters generated way too many
interrupts.
David Daney (4):
MIPS: Add accessor macros for 64-bit performance counter registers.
MIPS: perf: Cleanup formatting in arch/mips/kernel/perf_event.c
MIPS: perf: Reorganize contents of perf support files.
MIPS: perf: Add support for 64-bit perf counters.
arch/mips/Kconfig | 2 +-
arch/mips/include/asm/mipsregs.h | 8 +
arch/mips/kernel/Makefile | 5 +-
arch/mips/kernel/perf_event.c | 521 +----------------
arch/mips/kernel/perf_event_mipsxx.c | 1104 ++++++++++++++++++++++++----------
5 files changed, 785 insertions(+), 855 deletions(-)
Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>
Cc: Paul Mackerras <paulus@samba.org>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Arnaldo Carvalho de Melo <acme@redhat.com>
Cc: Dezhong Diao <dediao@cisco.com>
Cc: Gabor Juhos <juhosg@openwrt.org>
Cc: Grant Likely <grant.likely@secretlab.ca>
Cc: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>
--
1.7.2.3
|