| To: | "Kevin D. Kissell" <kevink@paralogos.com> |
|---|---|
| Subject: | Re: MIPS Malta and PCNet32 Driver |
| From: | Thomas Bogendoerfer <tsbogend@alpha.franken.de> |
| Date: | Sat, 8 Jan 2011 23:33:24 +0100 |
| Cc: | Linux MIPS org <linux-mips@linux-mips.org> |
| In-reply-to: | <4D28AFB4.7090108@paralogos.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <4D28AFB4.7090108@paralogos.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.18 (2008-05-17) |
On Sat, Jan 08, 2011 at 10:40:52AM -0800, Kevin D. Kissell wrote: > I'm suspecting that the problem is at least as likely to be in the Malta > PCI support as in the PCNet driver itself. Is this phenomenon > understood? Has there been a fix circulated for it? the pcnet32 driver first resets the chip and then checks CSR0 to see that the chip is really reset. It also checks, if writing the register index register works. It looks like something is wrong here with accessing the chip for what ever reason. This probing part of the driver hasn't changed for a long time, at least it fairly looks like it was, when I still was the maintainer of the driver. Thomas. -- Crap can work. Given enough thrust pigs will fly, but it's not necessary a good idea. [ RFC1925, 2.3 ] |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: MIPS Malta and PCNet32 Driver, Kevin D. Kissell |
|---|---|
| Next by Date: | Re: MIPS Malta and PCNet32 Driver, Maciej W. Rozycki |
| Previous by Thread: | Re: MIPS Malta and PCNet32 Driver, Maciej W. Rozycki |
| Next by Thread: | about udelay in mips, loody |
| Indexes: | [Date] [Thread] [Top] [All Lists] |