| To: | David Daney <ddaney@caviumnetworks.com> |
|---|---|
| Subject: | Re: [PATCH 1/2] MIPS: Add LDX and LWX instructions to uasm. |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Tue, 28 Dec 2010 18:11:02 +0100 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <1293502077-9196-2-git-send-email-ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1293502077-9196-1-git-send-email-ddaney@caviumnetworks.com> <1293502077-9196-2-git-send-email-ddaney@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.21 (2010-09-15) |
The same uasm.h fuzz problem with this patch as previously mentioned. I'll check on the ordering as you suggested on IRC. Queued for 2.6.38. Thanks, Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH v2 3/3] MIPS: Use C0_KScratch (if present) to hold PGD pointer., Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs, Ralf Baechle |
| Previous by Thread: | [PATCH 1/2] MIPS: Add LDX and LWX instructions to uasm., David Daney |
| Next by Thread: | [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs, David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |