Re: [PATCH 2/2] MIPS: Use BBIT instructions in TLB handlers

linux-mips

Re: [PATCH 2/2] MIPS: Use BBIT instructions in TLB handlers

To:	David Daney <ddaney@caviumnetworks.com>
Subject:	Re: [PATCH 2/2] MIPS: Use BBIT instructions in TLB handlers
From:	Ralf Baechle <ralf@linux-mips.org>
Date:	Tue, 28 Dec 2010 18:00:03 +0100
Cc:	linux-mips@linux-mips.org
In-reply-to:	<1292889290-12849-3-git-send-email-ddaney@caviumnetworks.com>
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<1292889290-12849-1-git-send-email-ddaney@caviumnetworks.com> <1292889290-12849-3-git-send-email-ddaney@caviumnetworks.com>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Mutt/1.5.21 (2010-09-15)

On Mon, Dec 20, 2010 at 03:54:50PM -0800, David Daney wrote:

> If the CPU supports BBIT0 and BBIT1, use them in TLB handlers as they
> are more efficient than an AND followed by an branch and then
> restoring the clobbered register.

Queued for 2.6.38.  Thanks,

  Ralf

[More with this subject...]

<Prev in Thread]	Current Thread	[Next in Thread>
[PATCH 0/2] MIPS: Use Octeon BBIT instructions in TLB handlers., David Daney [PATCH 1/2] MIPS: Declare uasm bbit0 and bbit1 functions., David Daney Re: [PATCH 1/2] MIPS: Declare uasm bbit0 and bbit1 functions., Ralf Baechle [PATCH 2/2] MIPS: Use BBIT instructions in TLB handlers, David Daney Re: [PATCH 2/2] MIPS: Use BBIT instructions in TLB handlers, Ralf Baechle <=

Previous by Date:	Re: [PATCH 1/2] MIPS: Declare uasm bbit0 and bbit1 functions., Ralf Baechle
Next by Date:	Re: [PATCH v2 1/3] MIPS: Probe for presence of KScratch registers., Ralf Baechle
Previous by Thread:	[PATCH 2/2] MIPS: Use BBIT instructions in TLB handlers, David Daney
Next by Thread:	[PATCH] EHCI support for on-chip PMC MSP USB controller., Anoop P
Indexes:	[Date] [Thread] [Top] [All Lists]