| To: | linux-mips@linux-mips.org, ralf@linux-mips.org |
|---|---|
| Subject: | [PATCH 0/2] MIPS: Use Octeon BBIT instructions in TLB handlers. |
| From: | David Daney <ddaney@caviumnetworks.com> |
| Date: | Mon, 20 Dec 2010 15:54:48 -0800 |
| Cc: | David Daney <ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
Octeon has instructions that conditionally branch based on the value of any single bit in any register. We use these to reduce the number of instructions in the generated TLB handlers. This set applies on top of the recent KScratch patch set. David Daney (2): MIPS: Declare uasm bbit0 and bbit1 functions. MIPS: Use BBIT instructions in TLB handlers arch/mips/include/asm/uasm.h | 2 + arch/mips/mm/tlbex.c | 119 +++++++++++++++++++++++++++++++---------- 2 files changed, 92 insertions(+), 29 deletions(-) -- 1.7.2.3 |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH 2/3] MIPS: Add DINSM to uasm., David Daney |
|---|---|
| Next by Date: | [PATCH 1/2] MIPS: Declare uasm bbit0 and bbit1 functions., David Daney |
| Previous by Thread: | [PATCH 0/3] Allow processors with scratch registers to use them for TLB refill., David Daney |
| Next by Thread: | [PATCH 1/2] MIPS: Declare uasm bbit0 and bbit1 functions., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |