| To: | wg@grandegger.com |
|---|---|
| Subject: | Re: [PATCH] au1000_eth: fix invalid address accessing the MAC enable register |
| From: | David Miller <davem@davemloft.net> |
| Date: | Sun, 28 Nov 2010 11:31:35 -0800 (PST) |
| Cc: | Netdev@vger.kernel.org, linux-mips@linux-mips.org, florian@openwrt.org |
| In-reply-to: | <4CEBEE79.8040507@grandegger.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <4CEBEE79.8040507@grandegger.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
From: Wolfgang Grandegger <wg@grandegger.com> Date: Tue, 23 Nov 2010 17:40:25 +0100 > "aup->enable" holds already the address pointing to the MAC enable > register. The bug was introduced by commit d0e7cb: > > "au1000-eth: remove volatiles, switch to I/O accessors". > > CC: Florian Fainelli <florian@openwrt.org> > Signed-off-by: Wolfgang Grandegger <wg@denx.de> > Acked-by: Florian Fainelli <florian@openwrt.org> Applied, thanks. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 09/18] input: add input driver for polled GPIO buttons, Dmitry Torokhov |
|---|---|
| Next by Date: | Can't read from mmaped PCI memory space, Wolfgang Grandegger |
| Previous by Thread: | [PATCH] au1000_eth: fix invalid address accessing the MAC enable register, Wolfgang Grandegger |
| Next by Thread: | [PATCH RESEND 1/7] MIPS: sync after cacheflush, Kevin Cernekee |
| Indexes: | [Date] [Thread] [Top] [All Lists] |