linux-mips
[Top] [All Lists]

[PATCH v2 5/5] MIPS/Perf-events: Use unsigned delta for right shift in e

To: ralf@linux-mips.org, a.p.zijlstra@chello.nl, fweisbec@gmail.com, will.deacon@arm.com
Subject: [PATCH v2 5/5] MIPS/Perf-events: Use unsigned delta for right shift in event update
From: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>
Date: Fri, 26 Nov 2010 11:05:07 +0800
Cc: linux-mips@linux-mips.org, linux-kernel@vger.kernel.org, wuzhangjin@gmail.com, paulus@samba.org, mingo@elte.hu, acme@redhat.com, dengcheng.zhu@gmail.com
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:received:received:from:to:cc:subject:date :message-id:x-mailer:in-reply-to:references; bh=MxBC0U4GXr4bQj7YLx82Dx+y6v34Fa3v1H76lvpMqlg=; b=ozYNuv2zJv72biP7hcRjwDi4p5f4gifUCeGWmrWOihfH1/3pswbcVrk30ZsuagwbPb e5zVi++fCr46Fm6YwSgjQL7Ha9omlm8nhprRfznRcsieTH9zhmOtVw3sPkRs9ANwhgqS iGYqi7Rp6wVm9FrE+VwqzpRydt9wmYR0fA+LE=
Domainkey-signature: a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references; b=BRDa8UfYgN+8nlHi+qnuatPIc3Ul+C9dUE8UdbcARlSdeUcNBGuE1HVtqUEgYK/OwU HZ0xOPlIUsV/QGhSpNp8TsfloA1WZco7Oi6Rtg368Aouoh2uvK9LYeW11gVGZ3la/Fez BB2iC6jIkoxOl/2ES0FdyJV8qM9ul1Y/TUPbE=
In-reply-to: <1290740707-32586-1-git-send-email-dengcheng.zhu@gmail.com>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <1290740707-32586-1-git-send-email-dengcheng.zhu@gmail.com>
Sender: linux-mips-bounce@linux-mips.org
Leverage the commit for ARM by Will Deacon:

446a5a8b1eb91a6990e5c8fe29f14e7a95b69132
        ARM: 6205/1: perf: ensure counter delta is treated as unsigned

Acked-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>
---
 arch/mips/kernel/perf_event.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/mips/kernel/perf_event.c b/arch/mips/kernel/perf_event.c
index 8f7d2f8..a824485 100644
--- a/arch/mips/kernel/perf_event.c
+++ b/arch/mips/kernel/perf_event.c
@@ -169,7 +169,7 @@ static void mipspmu_event_update(struct perf_event *event,
        unsigned long flags;
        int shift = 64 - TOTAL_BITS;
        s64 prev_raw_count, new_raw_count;
-       s64 delta;
+       u64 delta;
 
 again:
        prev_raw_count = local64_read(&hwc->prev_count);
-- 
1.7.1


<Prev in Thread] Current Thread [Next in Thread>