Re: [PATCH 03/14] MIPS: Octeon: Update L2 Cache code for CN63XX

To:	David Daney <ddaney@caviumnetworks.com>
Subject:	Re: [PATCH 03/14] MIPS: Octeon: Update L2 Cache code for CN63XX
From:	Ralf Baechle <ralf@linux-mips.org>
Date:	Mon, 11 Oct 2010 13:54:14 +0100
Cc:	linux-mips@linux-mips.org
In-reply-to:	<1286492633-26885-4-git-send-email-ddaney@caviumnetworks.com>
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<1286492633-26885-1-git-send-email-ddaney@caviumnetworks.com> <1286492633-26885-4-git-send-email-ddaney@caviumnetworks.com>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Mutt/1.5.21 (2010-09-15)

On Thu, Oct 07, 2010 at 04:03:42PM -0700, David Daney wrote:

> The CN63XX has a different L2 cache architecture.  Update the helper
> functions to reflect this.
> 
> Some joining of split lines was also done to improve readability, as
> well as reformatting of comments.

I fixed the trailing blank line the patch added to
arch/mips/cavium-octeon/executive/cvmx-l2c.c and queued it for 2.6.37.

Thanks!

  Ralf

<Prev in Thread]	Current Thread	[Next in Thread>
[PATCH 13/14] watchdog: octeon-wdt: Use I/O clock rate for timing calculations., (continued) [PATCH 13/14] watchdog: octeon-wdt: Use I/O clock rate for timing calculations., David Daney Re: [PATCH 13/14] watchdog: octeon-wdt: Use I/O clock rate for timing calculations., Wim Van Sebroeck Re: [PATCH 13/14] watchdog: octeon-wdt: Use I/O clock rate for timing calculations., Ralf Baechle [PATCH 12/14] ata: pata_octeon_cf: Use I/O clock rate for timing calculations., David Daney Re: [PATCH 12/14] ata: pata_octeon_cf: Use I/O clock rate for timing calculations., Ralf Baechle Re: [PATCH 12/14] ata: pata_octeon_cf: Use I/O clock rate for timing calculations., Jeff Garzik [PATCH 02/14] MIPS: Octeon: Add cn63XX to Octeon chip detection macros., David Daney Re: [PATCH 02/14] MIPS: Octeon: Add cn63XX to Octeon chip detection macros., Ralf Baechle [PATCH 04/14] MIPS: Add identifiers for Octeon II CPUs., David Daney [PATCH 03/14] MIPS: Octeon: Update L2 Cache code for CN63XX, David Daney Re: [PATCH 03/14] MIPS: Octeon: Update L2 Cache code for CN63XX, Ralf Baechle <= [PATCH 05/14] MIPS: Octeon: Handle Octeon II caches., David Daney Re: [PATCH 05/14] MIPS: Octeon: Handle Octeon II caches., Ralf Baechle [PATCH 06/14] MIPS: Octeon: Probe for Octeon II CPUs., David Daney Re: [PATCH 06/14] MIPS: Octeon: Probe for Octeon II CPUs., Ralf Baechle [PATCH 07/14] MIPS: Octeon: Enable Read Inhibit / eXecute Inhibit on Octeon II., David Daney Re: [PATCH 07/14] MIPS: Octeon: Enable Read Inhibit / eXecute Inhibit on Octeon II., Ralf Baechle [PATCH 08/14] MIPS: Octeon: Scale Octeon2 clocks in octeon_init_cvmcount(), David Daney Re: [PATCH 08/14] MIPS: Octeon: Scale Octeon2 clocks in octeon_init_cvmcount(), Sergei Shtylyov Re: [PATCH 08/14] MIPS: Octeon: Scale Octeon2 clocks in octeon_init_cvmcount(), Ralf Baechle Re: [PATCH 08/14] MIPS: Octeon: Scale Octeon2 clocks in octeon_init_cvmcount(), Ralf Baechle

Previous by Date:	Re: [PATCH 01/14] MIPS: Octeon: Update register definitions for CN63XX chips, Ralf Baechle
Next by Date:	Re: [PATCH v3] Perf-tool/MIPS: support cross compiling of tools/perf for MIPS, Ingo Molnar
Previous by Thread:	[PATCH 03/14] MIPS: Octeon: Update L2 Cache code for CN63XX, David Daney
Next by Thread:	[PATCH 05/14] MIPS: Octeon: Handle Octeon II caches., David Daney
Indexes:	[Date] [Thread] [Top] [All Lists]