| To: | linux-mips@linux-mips.org, ralf@linux-mips.org |
|---|---|
| Subject: | [PATCH 06/14] MIPS: Octeon: Probe for Octeon II CPUs. |
| From: | David Daney <ddaney@caviumnetworks.com> |
| Date: | Thu, 7 Oct 2010 16:03:45 -0700 |
| Cc: | David Daney <ddaney@caviumnetworks.com> |
| In-reply-to: | <1286492633-26885-1-git-send-email-ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1286492633-26885-1-git-send-email-ddaney@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
The OCTEON II ISA extends the original OCTEON ISA, so give it its own
__elf_platform string so optimized libraries can be selected in
userspace.
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
---
arch/mips/kernel/cpu-probe.c | 7 +++++++
1 files changed, 7 insertions(+), 0 deletions(-)
diff --git a/arch/mips/kernel/cpu-probe.c b/arch/mips/kernel/cpu-probe.c
index b1b304e..b9378cd 100644
--- a/arch/mips/kernel/cpu-probe.c
+++ b/arch/mips/kernel/cpu-probe.c
@@ -187,6 +187,7 @@ void __init check_wait(void)
case CPU_BCM6358:
case CPU_CAVIUM_OCTEON:
case CPU_CAVIUM_OCTEON_PLUS:
+ case CPU_CAVIUM_OCTEON2:
case CPU_JZRISC:
cpu_wait = r4k_wait;
break;
@@ -953,6 +954,12 @@ platform:
if (cpu == 0)
__elf_platform = "octeon";
break;
+ case PRID_IMP_CAVIUM_CN63XX:
+ c->cputype = CPU_CAVIUM_OCTEON2;
+ __cpu_name[cpu] = "Cavium Octeon II";
+ if (cpu == 0)
+ __elf_platform = "octeon2";
+ break;
default:
printk(KERN_INFO "Unknown Octeon chip!\n");
c->cputype = CPU_UNKNOWN;
--
1.7.2.3
|
| Previous by Date: | [PATCH 05/14] MIPS: Octeon: Handle Octeon II caches., David Daney |
|---|---|
| Next by Date: | [PATCH 07/14] MIPS: Octeon: Enable Read Inhibit / eXecute Inhibit on Octeon II., David Daney |
| Previous by Thread: | Re: [PATCH 05/14] MIPS: Octeon: Handle Octeon II caches., Ralf Baechle |
| Next by Thread: | Re: [PATCH 06/14] MIPS: Octeon: Probe for Octeon II CPUs., Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |