| To: | "Kevin D. Kissell" <kevink@paralogos.com> |
|---|---|
| Subject: | Re: [Q] enabling FPU for vpe1 |
| From: | Deng-Cheng Zhu <dengcheng.zhu@gmail.com> |
| Date: | Thu, 5 Aug 2010 09:58:15 +0800 |
| Cc: | linux-mips@linux-mips.org |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:mime-version:received:received:in-reply-to :references:date:message-id:subject:from:to:cc:content-type :content-transfer-encoding; bh=ffF5+c6j4fmYeLHm26OLC/O3Bq0iJNEihdI25s0OI9A=; b=j5wc4n+RzKPw6q7S4vOLmlWmqnqA6hw6qFEIX9MJA1GnXyCkb1Eh1SHnQa9cok060K 61vYL87o8dxrJipRujeYOvSUY+BI+ObHU/Rsn0rT+jimeGHfeU9hzSIF+e8+Faovh1AC tc9hUsy5dWXpnzaFQmvq73nql1cH3ic4iBGqM= |
| Domainkey-signature: | a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :cc:content-type:content-transfer-encoding; b=rMrdtocG8mkDBMsvXED4ah/KbdPLiuNEAOJoUFlN2mauS7eBHoVC8lCffRiNAgyYxH 1cIhBe7NIctnpcTsH2MyXXZGbWNDHL7qguip9ynNj+q9BlRs7XAhLP+lM86Vx4MHm0sQ iBGuSl8BIjI9eFQ4zey6fKTyVZr7GduUL8y8w= |
| In-reply-to: | <4C5986BC.9000307@paralogos.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <AANLkTinCjSTE7sYa7JdqwAEe-4nZJKAvVfg5q4YVVqC7@mail.gmail.com> <4C592027.8010902@paralogos.com> <AANLkTinVxFnNzQaHUCqxTQk708MEuUAiEuRGGPN8WcuS@mail.gmail.com> <4C5986BC.9000307@paralogos.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
You are correct. I did miss something earlier. The NCP1 needs to be set. Thanks, Kevin. Deng-Cheng 2010/8/4 Kevin D. Kissell <kevink@paralogos.com>: > You can only set the TC's CU bits if the VPE to which the TC is bound has > access to the coprocessor. See sections 8.2 andf 6.7 of the currently > online spec, and read the MIPS MT Principles of Operation document, if you > can find it. > > On 08/04/10 03:14, Deng-Cheng Zhu wrote: >> >> Thanks for looking into this. >> >> I did do that. But the CU1 bit of TC#1 (in VPE#1) can not be set by >> TC#0 or itself. Looks like VPE#1 is not seeing the FPU at all... >> >> >> Deng-Cheng >> >> >> 2010/8/4 Kevin D. Kissell<kevink@paralogos.com>: >> >>> >>> Check the MIPS MT spec. If I recall correctly, it's possible to enable >>> access to the FPU by either VPE by setting the right bits while the >>> processor is in the MT configuration mode. >>> >>> Deng-Cheng Zhu wrote: >>> >>>> >>>> Hi, >>>> >>>> >>>> I'm working on a 34Kf CPU. I understand that only one TC can use the >>>> FPU at any given time. >>>> >>>> My question is: If a TC is attached to the 2nd VPE (i.e. VPE1), can I >>>> enable FPU for it? >>>> >>>> I experimented on this, but failed to do it. Am I missing something? >>>> >>>> >>>> Thanks >>>> >>>> Deng-Cheng >>>> >>>> >>>> >>> >>> > > |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] MIPS: strip the un-needed sections of vmlinuz, Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH 2/2][MIPS] USB/PowerTV: Separate PowerTV USB support from non-USB code, David VomLehn |
| Previous by Thread: | Re: [Q] enabling FPU for vpe1, Kevin D. Kissell |
| Next by Thread: | RE: Additional fix : (was [v2]printk: fix delayed messages from CPU hotplug events), Shilimkar, Santosh |
| Indexes: | [Date] [Thread] [Top] [All Lists] |