| To: | Deng-Cheng Zhu <dengcheng.zhu@gmail.com> |
|---|---|
| Subject: | Re: [Q] enabling FPU for vpe1 |
| From: | "Kevin D. Kissell" <kevink@paralogos.com> |
| Date: | Wed, 04 Aug 2010 08:26:52 -0700 |
| Cc: | linux-mips@linux-mips.org |
| Domainkey-signature: | a=rsa-sha1; q=dns; c=nofws; s=default; d=paralogos.com; h=Received:Message-ID:Date:From:User-Agent:MIME-Version:To:CC:Subject:References:In-Reply-To:Content-Type:Content-Transfer-Encoding; b=HRDlOVT2Auv51Zu/kp+GTcvzZWdMmxFTBKhWFkbPd7ega3N5LQJo7s0Bo7uzvnWh1y9fUBk9anfumSq7/tguvrC6AVIij+6b0QPm5PQUis3BeMl1P1cHlVEi8RvWtRHU; |
| In-reply-to: | <AANLkTinVxFnNzQaHUCqxTQk708MEuUAiEuRGGPN8WcuS@mail.gmail.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <AANLkTinCjSTE7sYa7JdqwAEe-4nZJKAvVfg5q4YVVqC7@mail.gmail.com> <4C592027.8010902@paralogos.com> <AANLkTinVxFnNzQaHUCqxTQk708MEuUAiEuRGGPN8WcuS@mail.gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.1.11) Gecko/20100713 Thunderbird/3.0.6 |
You can only set the TC's CU bits if the VPE to which the TC is bound
has access to the coprocessor. See sections 8.2 andf 6.7 of the
currently online spec, and read the MIPS MT Principles of Operation
document, if you can find it.
On 08/04/10 03:14, Deng-Cheng Zhu wrote: Thanks for looking into this. I did do that. But the CU1 bit of TC#1 (in VPE#1) can not be set by TC#0 or itself. Looks like VPE#1 is not seeing the FPU at all... Deng-Cheng 2010/8/4 Kevin D. Kissell<kevink@paralogos.com>:Check the MIPS MT spec. If I recall correctly, it's possible to enable access to the FPU by either VPE by setting the right bits while the processor is in the MT configuration mode. Deng-Cheng Zhu wrote:Hi, I'm working on a 34Kf CPU. I understand that only one TC can use the FPU at any given time. My question is: If a TC is attached to the 2nd VPE (i.e. VPE1), can I enable FPU for it? I experimented on this, but failed to do it. Am I missing something? Thanks Deng-Cheng |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Additional fix : (was [v2]printk: fix delayed messages from CPU hotplug events), Ralf Baechle |
|---|---|
| Next by Date: | [PATCH] MIPS: Octeon: Allow more than 3.75GB of memory with PCIe, David Daney |
| Previous by Thread: | Re: [Q] enabling FPU for vpe1, Deng-Cheng Zhu |
| Next by Thread: | Re: [Q] enabling FPU for vpe1, Deng-Cheng Zhu |
| Indexes: | [Date] [Thread] [Top] [All Lists] |