| To: | David Daney <david.s.daney@gmail.com> |
|---|---|
| Subject: | Re: Cross compiling MIPS kernel under x86 |
| From: | Dmitri Vorobiev <dmitri.vorobiev@gmail.com> |
| Date: | Fri, 28 May 2010 01:17:34 +0300 |
| Cc: | octane indice <octane@alinto.com>, linux-mips@linux-mips.org |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:mime-version:received:received:in-reply-to :references:date:message-id:subject:from:to:cc:content-type; bh=eAWFstlp2EkJV3JG/DxeUBQj0dA3bhH9MxmaSvAMkYw=; b=M+xvG6pf9BFgyGXRZ7aVSM/3M7C98IZOfgkt+4GP6+aXKhUBUZuBg5dg7rvQlFbszK Ny+0FwEgFHWATIQplOcEjYpurxcZAe0eN4bzixNfMXaJ45uf9u+TXjDUB2jR8rAkDFch AEApysGzoC0YLJbmg7gpuwZPYFxz18ultGsp0= |
| Domainkey-signature: | a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :cc:content-type; b=GKwgv2nRUOL7iaSk5MMMoPCM24wzlrdP/3UUfsbmjXL8S6e7jl6fAtJ9AV1CwoHB+7 M/w+2lJyIoiMbNY5UTJTqQ7To2/pfIsUMkdN5xNJ0uEHatDVxf9l6gq/T+lopH+3NNLw t8NI9ZE7jCYqB6NwKzWczSct4mpB7qxPXvvGo= |
| In-reply-to: | <4BFEE551.8000306@gmail.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1274711094.4bfa8c3675983@www.inmano.com> <AANLkTinOaPkOXm128trTQ39jNGWMcvPhVUGWSQz6hLjR@mail.gmail.com> <20100525131341.GA26500@linux-mips.org> <1274795905.4bfbd781a17fa@www.inmano.com> <20100525144400.GA30900@linux-mips.org> <1274879482.4bfd1dfa91e70@www.inmano.com> <AANLkTikbZmTWh8X4KOKLAUaJxKS5-PO39hmiTVICB5Zm@mail.gmail.com> <1274977788.4bfe9dfc7680f@www.inmano.com> <4BFEE551.8000306@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Fri, May 28, 2010 at 12:34 AM, David Daney <david.s.daney@gmail.com> wrote: > On 05/27/2010 09:29 AM, octane indice wrote: >> > Otherwise remove the PT_NOTE from your kernel image (the technique > for doing this is left as an excise for the reader, but I have found that > emacs hexl mode works well). I still believe using objcopy should be a bit more straightforward :) Dmitri |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH v5 03/12] MIPS: add support for software performance events, David Daney |
|---|---|
| Next by Date: | Re: [PATCH v5 04/12] MIPS: add support for hardware performance events (skeleton), David Daney |
| Previous by Thread: | Re: Cross compiling MIPS kernel under x86, David Daney |
| Next by Thread: | Kernel unaligned access with 64 bit kernel, Anoop P.A. |
| Indexes: | [Date] [Thread] [Top] [All Lists] |