| To: | Manuel Lauss <manuel.lauss@googlemail.com> |
|---|---|
| Subject: | Re: [PATCH RESEND] MIPS: Alchemy: sleepcode without compile-time cputype dependencies |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Thu, 27 May 2010 16:06:30 +0100 |
| Cc: | Linux-MIPS <linux-mips@linux-mips.org>, Manuel Lauss <manuel.lauss@gmail.com> |
| In-reply-to: | <1274722972-19123-1-git-send-email-manuel.lauss@gmail.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1274722972-19123-1-git-send-email-manuel.lauss@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.20 (2009-08-17) |
On Mon, May 24, 2010 at 07:42:52PM +0200, Manuel Lauss wrote: > Split the low-level sleepcode into per-cpu functions instead of > relying on compile-time-defined cpu type. > > Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com> > --- > This patch didn't make it to 2.6.35 so I'm resending it. Sorry, seems I or my patch-o-matic scripts somehow dropped http://patchwork.linux-mips.org/patch/1038/ on the ground. That patch was supposed to be applied. Anyway, I marked the old patch as superseeded and I'm applying this one now. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH v5 00/12] MIPS performance event support v5, Deng-Cheng Zhu |
|---|---|
| Next by Date: | Re: Cross compiling MIPS kernel under x86, octane indice |
| Previous by Thread: | [PATCH RESEND] MIPS: Alchemy: sleepcode without compile-time cputype dependencies, Manuel Lauss |
| Next by Thread: | [PATCH 3/17] arch/mips/kernel: Add missing read_unlock, Julia Lawall |
| Indexes: | [Date] [Thread] [Top] [All Lists] |