| To: | linux-mips@linux-mips.org, ralf@linux-mips.org |
|---|---|
| Subject: | [PATCH 1/3] MIPS: use the generic atomic64 operations for perf counter support |
| From: | Deng-Cheng Zhu <dengcheng.zhu@gmail.com> |
| Date: | Fri, 16 Apr 2010 00:38:45 +0800 |
| Cc: | a.p.zijlstra@chello.nl, paulus@samba.org, mingo@elte.hu, acme@redhat.com, jamie.iles@picochip.com |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:received:received:subject:from:to:cc :content-type:date:message-id:mime-version:x-mailer :content-transfer-encoding; bh=+6pjBhVj0k+jbHNxNp8wm1b8CJ+sAE16vGcSvqQkzoU=; b=YUnsuk3Lx44aSF0MzwSIV5uuwENjhRVBcWGFyw2RT6rYFr8+iBRB9oZSR/Dy7Q5TqE 9lBKqTbmqxOP9JVCjcLh4UEXYU004Qu15cXTZjIVWExudlfhBAdblTamPC73Yu/BN16G pTAIrXzxuBaXMhmek15lC8tT+2AwF2Jg/loFc= |
| Domainkey-signature: | a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=subject:from:to:cc:content-type:date:message-id:mime-version :x-mailer:content-transfer-encoding; b=JqKQyTwyXV/zF2t5EmkRMYtfNWGvixyJGcAv7vc8yGR1YISNiG2TE6PytpBiDj5KOt /BkNrrQ7v1JwQte9zhHuILbOlVfWIXQE1UgPdknZR5eZfCdH9TnZZI2jx/2DcsVRkMWy v+02Ua78H02Cw4YPHFeUPyWQAr/VgizQS6RaA= |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
Currently we take the generic spinlock'ed atomic64 implementation from the
lib. The atomic64 types and related functions are needed for the Linux
performance counter subsystem.
Signed-off-by: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>
---
arch/mips/Kconfig | 1 +
arch/mips/include/asm/atomic.h | 4 ++++
2 files changed, 5 insertions(+), 0 deletions(-)
diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
index 29e8692..7161751 100644
--- a/arch/mips/Kconfig
+++ b/arch/mips/Kconfig
@@ -4,6 +4,7 @@ config MIPS
select HAVE_GENERIC_DMA_COHERENT
select HAVE_IDE
select HAVE_OPROFILE
+ select GENERIC_ATOMIC64
select HAVE_ARCH_KGDB
select HAVE_FUNCTION_TRACER
select HAVE_FUNCTION_TRACE_MCOUNT_TEST
diff --git a/arch/mips/include/asm/atomic.h b/arch/mips/include/asm/atomic.h
index 519197e..b0a932e 100644
--- a/arch/mips/include/asm/atomic.h
+++ b/arch/mips/include/asm/atomic.h
@@ -21,6 +21,10 @@
#include <asm/war.h>
#include <asm/system.h>
+#ifdef CONFIG_GENERIC_ATOMIC64
+#include <asm-generic/atomic64.h>
+#endif
+
#define ATOMIC_INIT(i) { (i) }
/*
--
1.7.0.4
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH 0/3] MIPS performance event support initial version, Deng-Cheng Zhu |
|---|---|
| Next by Date: | [PATCH 2/3] MIPS: adding support for software perf events, Deng-Cheng Zhu |
| Previous by Thread: | [PATCH 0/3] MIPS performance event support initial version, Deng-Cheng Zhu |
| Next by Thread: | Re: [PATCH 1/3] MIPS: use the generic atomic64 operations for perf counter support, David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |