| To: | Wu Zhangjin <wuzhangjin@gmail.com> |
|---|---|
| Subject: | Re: [PATCH] Loongson: update cpu-feature-overrides.h |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Tue, 13 Apr 2010 23:02:00 +0100 |
| Cc: | Linux-MIPS <linux-mips@linux-mips.org> |
| In-reply-to: | <1271135794-19762-1-git-send-email-wuzhangjin@gmail.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1271135794-19762-1-git-send-email-wuzhangjin@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.20 (2009-08-17) |
On Tue, Apr 13, 2010 at 01:16:34PM +0800, Wu Zhangjin wrote: > From: Wu Zhangjin <wuzhangjin@gmail.com> > > Loongson doesn't support MIPSR2, therefore, MIPSR2 vectored interrupts > (cpu_has_vint) and MIPSR2 external interrupt controller mode > (cpu_has_veic) are 0. > > Signed-off-by: Wu Zhangjin <wuzhangjin@gmail.com> Thanks Wu, queued for 2.6.35! Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [RFC PATCH] MIPS: Alchemy: sysdem for DBDMA PM, Manuel Lauss |
|---|---|
| Next by Date: | Re: [PATCH v2] MIPS: Alchemy: fix up residual devboard poweroff/reboot code., Ralf Baechle |
| Previous by Thread: | [PATCH] Loongson: update cpu-feature-overrides.h, Wu Zhangjin |
| Next by Thread: | [PATCH v4] MIPS: Alchemy: add sysdev for IRQ PM., Manuel Lauss |
| Indexes: | [Date] [Thread] [Top] [All Lists] |