Re: [PATCH -queue 1/3] MIPS: add a common mips_sched

To:	David Daney <ddaney@caviumnetworks.com>
Subject:	Re: [PATCH -queue 1/3] MIPS: add a common mips_sched_clock()
From:	Wu Zhangjin <wuzhangjin@gmail.com>
Date:	Sat, 27 Feb 2010 01:35:24 +0800
Cc:	Ralf Baechle <ralf@linux-mips.org>, "linux-mips@linux-mips.org" <linux-mips@linux-mips.org>
Dkim-signature:	v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:received:received:subject:from:reply-to:to:cc :in-reply-to:references:content-type:organization:date:message-id :mime-version:x-mailer:content-transfer-encoding; bh=LzPlQlayiNVPkVRy3YPcolNiiYI4KqwG9Zh3hQhRxlU=; b=LgOAl5cP7hmCuLJIiMan1oEUPWzMTPmHTMKRVDxPuDq9tsLmW3UW+pOBRuOGXhHcIc 1FRIxwfH6y9yoUZSUVI3IwVivb34S9rDNQJk98mokyTJzdBrgJu/nJztNFyjP7zyP/lx +OL2ctZuaE5PU47aR8rvQiDsHXsd6q64W94UI=
Domainkey-signature:	a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=subject:from:reply-to:to:cc:in-reply-to:references:content-type :organization:date:message-id:mime-version:x-mailer :content-transfer-encoding; b=eirHdmqGIKITYuqKw+7V+GDZDp1u/rP+KWyu2eayCpBPNUo6GqZ+D5NIhDU2vkyo6M GToS/d/uC1jyaBjZjEF70OBamdDYpcaXh/nRI4hgG6MSM/GP5v96pmuaDAFIqUqmajOb AioGLv3G2m+KzTOaAbkfC56nkwup58ujdQ0Ic=
In-reply-to:	<4B670A45.3010105@caviumnetworks.com>
Organization:	DSLab, Lanzhou University, China
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<198fc72d92823547c9be132616fd2ebc2091ff39.1265022593.git.wuzhangjin@gmail.com> <4B670A45.3010105@caviumnetworks.com>
Reply-to:	wuzhangjin@gmail.com
Sender:	linux-mips-bounce@linux-mips.org

On Mon, 2010-02-01 at 09:07 -0800, David Daney wrote:
> Wu Zhangjin wrote:
> 
> > +           "dmultu\t%[cnt],%[mult]\n\t"
> > +           "nor\t%[t1],$0,%[shift]\n\t"
> > +           "mfhi\t%[t2]\n\t"
> > +           "mflo\t%[t3]\n\t"
> > +           "dsll\t%[t2],%[t2],1\n\t"
> > +           "dsrlv\t%[rv],%[t3],%[shift]\n\t"
> > +           "dsllv\t%[t1],%[t2],%[t1]\n\t"
> 
> This is unlikely to work in 32-bit kernels.

So, before the 32-bit version is out, can we make it depends on
CONFIG_64BIT?

Thanks & Regards,
        Wu Zhangjin

<Prev in Thread]	Current Thread	[Next in Thread>
[PATCH -queue 1/3] MIPS: add a common mips_sched_clock(), Wu Zhangjin [PATCH -queue 2/3] MIPS: cavium-octeon: rewrite the sched_clock() based on mips_sched_clock(), Wu Zhangjin [PATCH -queue v8 3/3] MIPS: r4k: Add a high resolution sched_clock(), Wu Zhangjin Re: [PATCH -queue 1/3] MIPS: add a common mips_sched_clock(), David Daney Re: [PATCH -queue 1/3] MIPS: add a common mips_sched_clock(), Wu Zhangjin <=

Previous by Date:	[PATCH] MIPS: Alchemy: defconfig updates, Manuel Lauss
Next by Date:	Re: [PATCH] Make mips-linux signal frame unwinding more robust., David Daney
Previous by Thread:	Re: [PATCH -queue 1/3] MIPS: add a common mips_sched_clock(), David Daney
Next by Thread:	[PATCH -queue 1/2] MIPS: Alchemy: remove prom_getcmdline(), Yoichi Yuasa
Indexes:	[Date] [Thread] [Top] [All Lists]

Re: [PATCH -queue 1/3] MIPS: add a common mips_sched_clock()