| To: | "Anoop P.A." <Anoop_P.A@pmc-sierra.com> |
|---|---|
| Subject: | Re: Cached Base address difference. |
| From: | Chris Dearman <chris@mips.com> |
| Date: | Wed, 03 Feb 2010 11:15:05 -0800 |
| Cc: | Ralf Baechle <ralf@linux-mips.org>, linux-mips@linux-mips.org |
| In-reply-to: | <A7DEA48C84FD0B48AAAE33F328C0201404809DEA@BBY1EXM11.pmc_nt.nt.pmc-sierra.bc.ca> |
| Organization: | MIPS Technologies |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1265015455-32553-1-git-send-email-wuzhangjin@gmail.com> <b2b2f2321002011903m7a090481m52d84a664beb5468@mail.gmail.com> <20100203012934.GA20375@linux-mips.org> <A7DEA48C84FD0B48AAAE33F328C0201404809DE0@BBY1EXM11.pmc_nt.nt.pmc-sierra.bc.ca> <20100203123331.GB20375@linux-mips.org> <A7DEA48C84FD0B48AAAE33F328C0201404809DEA@BBY1EXM11.pmc_nt.nt.pmc-sierra.bc.ca> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Thunderbird 2.0.0.23 (X11/20090817) |
Anoop P.A. wrote: Hi Ralf, I am sorry if it is not clear from my last mail.What I want to convey is,"See MIPS Run" explains "window on physical memory (cached)" will start@ 0x9000_0000_0000_0000.You can see "See MIPS Run" page under suspect from this link http://books.google.co.in/books?id=kk8G2gK4Tw8C&lpg=PP1&dq=see%20mips%20 run&pg=PA51#v=onepage&q=&f=false How ever as you mentioned Linux source defines CAC_BASE 0x98000000_00000000 The Linux header file is correct; the cached and uncached regions are swapped in the "See MIPS Run" diagram. The full MIPS64 memory map is documented in Volume III of the architecture manual which you can download from http://www.mips.com/products/architectures/mips64/ Chris -- Chris Dearman Desk: +1 408 530 5092 Cell: +1 408 398 5531 MIPS Technologies Inc 955 East Arques Ave, Sunnyvale CA 94085 |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH v4] MIPS: Make the debugging of compressed kernel configurable, Ralf Baechle |
|---|---|
| Next by Date: | VMALLOC_END, TASK_SIZE and FIXADDR_START for 64 bit MIPS kernels, Guenter Roeck |
| Previous by Thread: | RE: Cached Base address difference., Anoop P.A. |
| Next by Thread: | [PATCH urgent] MIPS: fix micro-assembly overflow in set_except_vector, Florian Fainelli |
| Indexes: | [Date] [Thread] [Top] [All Lists] |