| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | Is it possible to reset non-zero cpus in kernel? |
| From: | "wilbur.chan" <wilbur512@gmail.com> |
| Date: | Wed, 25 Nov 2009 23:12:07 +0800 |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:mime-version:received:date:message-id:subject :from:to:content-type; bh=Wx0fsiTXy0OjTjKNRduG6Xacu7EG92oMQPhouUNUlBw=; b=oRn2YrGbx8ja/KYmB+Nr6PHdmt/rumofqgkk18n8jlLnGo78ZOfHSXw5EWvahCRpHv wMhfv12f8QCLq64nE61zcPeNKyymE0JLH10HWHPpD7aWR8pIMY/x9tcU2lHQyndRjUzc B1lkbBAvEuxFz7cRXrBPThtedt5ppKS19h86M= |
| Domainkey-signature: | a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=mime-version:date:message-id:subject:from:to:content-type; b=gutPfL9ClUW+x6QLYeAi2f1/KSGvbl/OIrOse+RwmFAnjxz7Y2Huxb/crb/9GM/ttB XMQYvkqTyR/akRSMKBVMGpZOxpntgbyN/zfjB9ti+mHypcVylO7QfPleu41kGkzL26ua 2xv84z+kqmFUnWz2ckBIBvojnNwZhy1Vmr3rA= |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
Does anyone here has ever used a mips XLR machine? Though xlr arch is not supported by kernel source tree, I hope there might be someone using xlr on this maillst ,plz help. In a mips64 arch, is it possible to reset all the cores ,except for NO.0 core , into the 'msgwait' state? Any suggestion would be appreciate. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Syncing CPU caches from userland on MIPS, peter fuerst |
|---|---|
| Next by Date: | Re: how to support more than 512MB RAM for MIPS32 ?, Figo.zhang |
| Previous by Thread: | how to support more than 512MB RAM for MIPS32 ?, figo zhang |
| Next by Thread: | Re: Is it possible to reset non-zero cpus in kernel?, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |