| To: | David Daney <ddaney@caviumnetworks.com> |
|---|---|
| Subject: | Re: [PATCH 2/2] MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors. |
| From: | "Maciej W. Rozycki" <macro@linux-mips.org> |
| Date: | Thu, 15 Oct 2009 21:05:46 +0100 (BST) |
| Cc: | linux-mips@linux-mips.org, ralf@linux-mips.org |
| In-reply-to: | <1255547816-7544-2-git-send-email-ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <4AD62353.2080603@caviumnetworks.com> <1255547816-7544-2-git-send-email-ddaney@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Alpine 2.00 (LFD 1167 2008-08-23) |
On Wed, 14 Oct 2009, David Daney wrote:
> @@ -1406,6 +1424,7 @@ void __cpuinit build_tlb_refill_handler(void)
> case CPU_TX3912:
> case CPU_TX3922:
> case CPU_TX3927:
> +#ifndef CONFIG_MIPS_PGD_C0_CONTEXT
> build_r3000_tlb_refill_handler();
> if (!run_once) {
> build_r3000_tlb_load_handler();
> @@ -1413,6 +1432,9 @@ void __cpuinit build_tlb_refill_handler(void)
> build_r3000_tlb_modify_handler();
> run_once++;
> }
> +#else
> + panic("No R3000 TLB refill handler");
> +#endif
> break;
>
> case CPU_R6000:
Shouldn't this be #error or suchlike instead?
Maciej
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] MIPS: Alchemy: remove unused SYS area structure, Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH 2/2] MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors., David Daney |
| Previous by Thread: | Re: [PATCH 2/2] MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors., Ralf Baechle |
| Next by Thread: | Re: [PATCH 2/2] MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |