| To: | Kevin Cernekee <cernekee@gmail.com> |
|---|---|
| Subject: | Re: [PATCH] MIPS: Avoid destructive invalidation on partial L2 cachelines |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Wed, 23 Sep 2009 23:20:03 +0100 |
| Cc: | linux-mips@linux-mips.org, linux-kernel@vger.kernel.org |
| In-reply-to: | <de70b67245e012ab0c11b520a721989b@localhost> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <de70b67245e012ab0c11b520a721989b@localhost> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.19 (2009-01-05) |
On Fri, Sep 18, 2009 at 07:12:45PM -0700, Kevin Cernekee wrote: > This extends commit a8ca8b64e3fdfec17679cba0ca5ce6e3ffed092d to cover > the board cache code. > > Signed-off-by: Kevin Cernekee <cernekee@gmail.com> Thanks Kevin, applied. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] When complaining about attempting to set the irq affinity to multiple cpus,, Ralf Baechle |
|---|---|
| Next by Date: | MIPS: Alchemy build broken in latest linus-git, Manuel Lauss |
| Previous by Thread: | [PATCH] MIPS: Avoid destructive invalidation on partial L2 cachelines, Kevin Cernekee |
| Next by Thread: | [PATCH 3/3] Fix typo "enalbe" -> "enable", Uwe Kleine-König |
| Indexes: | [Date] [Thread] [Top] [All Lists] |