| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | [PATCH 0/2] Port Malta setup patches from linux-mti |
| From: | Raghu Gandham <raghu@mips.com> |
| Date: | Fri, 10 Jul 2009 01:57:59 -0700 |
| Cc: | raghu@mips.com, chris@mips.com |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | StGIT/0.14.3 |
The following series of patches port Malta setup patches from linux-mti.git
repository to the head of tree.
---
Chris Dearman (2):
Added coherentio command line option for DMA_NONCOHERENT kernel
[MTI] Enable PIIX4 PCI2.1 compliancy on Malta
arch/mips/include/asm/gcmpregs.h | 18 ++--
arch/mips/include/asm/gic.h | 188 ++++---------------------------------
arch/mips/kernel/irq-gic.c | 116 +++++++++--------------
arch/mips/kernel/setup.c | 3 -
arch/mips/kernel/smp-mt.c | 10 ++
arch/mips/kernel/vpe.c | 3 -
arch/mips/mti-malta/malta-amon.c | 7 +
arch/mips/mti-malta/malta-int.c | 101 +++++++++++---------
arch/mips/mti-malta/malta-pci.c | 14 ++-
arch/mips/mti-malta/malta-setup.c | 111 ++++++++++++++++++++++
10 files changed, 271 insertions(+), 300 deletions(-)
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH] [MTI] MIPS secondary cache supports 64 byte line size., Raghu Gandham |
|---|---|
| Next by Date: | [PATCH 1/2] [MTI] Enable PIIX4 PCI2.1 compliancy on Malta, Raghu Gandham |
| Previous by Thread: | [PATCH] [MTI] MIPS secondary cache supports 64 byte line size., Raghu Gandham |
| Next by Thread: | [PATCH 1/2] [MTI] Enable PIIX4 PCI2.1 compliancy on Malta, Raghu Gandham |
| Indexes: | [Date] [Thread] [Top] [All Lists] |