| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | [PATCH 06/15] [MTI] Enable PIIX4 PCI2.1 compliancy on Malta |
| From: | Raghu Gandham <raghu@mips.com> |
| Date: | Wed, 01 Jul 2009 19:41:12 -0700 |
| Cc: | chris@mips.com |
| In-reply-to: | <20090702023938.23268.65453.stgit@linux-raghu> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20090702023938.23268.65453.stgit@linux-raghu> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | StGIT/0.14.3 |
From: Chris Dearman <chris@mips.com>
Signed-off-by: Chris Dearman <chris@mips.com>
---
arch/mips/mti-malta/malta-setup.c | 11 +++++++++++
1 files changed, 11 insertions(+), 0 deletions(-)
diff --git a/arch/mips/mti-malta/malta-setup.c
b/arch/mips/mti-malta/malta-setup.c
index dc78b89..69f5f9c 100644
--- a/arch/mips/mti-malta/malta-setup.c
+++ b/arch/mips/mti-malta/malta-setup.c
@@ -223,3 +223,14 @@ void __init plat_mem_setup(void)
board_be_init = malta_be_init;
board_be_handler = malta_be_handler;
}
+/* Enable PCI 2.1 compatibility in PIIX4 */
+static void __init quirk_dlcsetup(struct pci_dev *dev)
+{
+ u8 odlc, ndlc;
+ (void) pci_read_config_byte(dev, 0x82, &odlc);
+ /* Enable passive releases and delayed transaction */
+ ndlc = odlc | 7;
+ (void) pci_write_config_byte(dev, 0x82, ndlc);
+}
+DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371AB_0,
+ quirk_dlcsetup);
|
| Previous by Date: | [PATCH 05/15] [MTI] MIPS secondary cache supports 64 byte line size., Raghu Gandham |
|---|---|
| Next by Date: | [PATCH 07/15] APRP Patch04: Propagate final value of max_low_pfn to max_pfn, Raghu Gandham |
| Previous by Thread: | [PATCH 05/15] [MTI] MIPS secondary cache supports 64 byte line size., Raghu Gandham |
| Next by Thread: | [PATCH 07/15] APRP Patch04: Propagate final value of max_low_pfn to max_pfn, Raghu Gandham |
| Indexes: | [Date] [Thread] [Top] [All Lists] |