| To: | Wang Liming <liming.wang@windriver.com> |
|---|---|
| Subject: | Re: [PATCH v2 2/6] mips dynamic function tracer support |
| From: | Steven Rostedt <rostedt@goodmis.org> |
| Date: | Wed, 3 Jun 2009 08:47:07 -0400 (EDT) |
| Cc: | wu zhangjin <wuzhangjin@gmail.com>, linux-mips@linux-mips.org, linux-kernel@vger.kernel.org, Wu Zhangjin <wuzj@lemote.com>, Ralf Baechle <ralf@linux-mips.org>, Ingo Molnar <mingo@elte.hu>, Andrew Morton <akpm@linux-foundation.org>, Frederic Weisbecker <fweisbec@gmail.com>, Thomas Gleixner <tglx@linutronix.de>, Nicholas Mc Guire <der.herr@hofr.at> |
| In-reply-to: | <4A26129E.1080008@windriver.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <cover.1243604390.git.wuzj@lemote.com> <a00a91f6fc79b7d20b5b2193086e879dcafded46.1243604390.git.wuzj@lemote.com> <4A22281B.7020908@windriver.com> <b00321320906020915n7ba241eqb3cb0de877af514d@mail.gmail.com> <4A26129E.1080008@windriver.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Alpine 2.00 (DEB 1167 2008-08-23) |
On Wed, 3 Jun 2009, Wang Liming wrote:
> wu zhangjin wrote:
> > hi,
> >
> > sorry, I'm so late to reply your E-mail, a little busy these days.
> > >
> > > }
> > >
> > > ----------arch/mips/kernel/module.c:apply_r_mips_26_rel()-------------------
> > >
> > > v is kernel _mcount's address, location is the address of the instrution
> > > that should be relocated;
> > >
> > > To resolve this problem, we may need to do more work, either on gcc or on
> > > the kernel. So I want to hear your test result and if you have solution,
> > > please let me know.
> > >
> >
> > yes, current version of mips-specific dynamic ftrace not support modules
> > yet.
> >
> > there is similar solution implemented in PowerPC(something named
> > trampoline),
> > although I did not look into it, but I'm sure we can implement the
> > mips-specific one
> > via imitating it.
> Good hit. I may have a look on Powerpc implementation.
Note, PowerPC uses a trampoline from modules to kernel core. I think MIPS
just calls mcount differently. That is, it does a full 32bit address call
(64 bit for 64 bit archs?). Something like:
lui v1, _mcount
addiu v1, v1, _mcount
jalr v1
addiu sp, sp, -8
Then a nop would not do. Due to preemption, we can not modify more than
one line. But you could modify it to:
b 1f
addiu v1, v1, _mcount
jalr v1
addiu sp, sp, -8
1:
Clobbering v1 should not be an issue since it is already used to store
_mcount. That is, we still do the addiu v1,v1,_mcount with that branch.
But v1 should be ignored.
-- Steve
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] Hibernation Support in mips system, Pavel Machek |
|---|---|
| Next by Date: | [PATCH 6/8] bcm63xx: add missing null entry in bcm63xx_pcmcia pci device table., Maxime Bizon |
| Previous by Thread: | Re: [PATCH v2 2/6] mips dynamic function tracer support, Wang Liming |
| Next by Thread: | Re: [PATCH v2 2/6] mips dynamic function tracer support, Wu Zhangjin |
| Indexes: | [Date] [Thread] [Top] [All Lists] |