linux-mips
[Top] [All Lists]

Re: oops in futex_init()

To: Manuel Lauss <mano@roarinelk.homelinux.net>
Subject: Re: oops in futex_init()
From: Ralf Baechle <ralf@linux-mips.org>
Date: Thu, 30 Apr 2009 13:23:06 +0200
Cc: "Kevin D. Kissell" <kevink@paralogos.com>, Linux-MIPS <linux-mips@linux-mips.org>
In-reply-to: <20090430104130.GA1878@roarinelk.homelinux.net>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <20090428124645.GA14347@roarinelk.homelinux.net> <20090429060317.GB15627@linux-mips.org> <20090429082556.GA22844@roarinelk.homelinux.net> <20090429083349.GB26289@linux-mips.org> <20090429114042.GA24576@roarinelk.homelinux.net> <20090429141411.GA25905@roarinelk.homelinux.net> <20090429143523.GA10242@linux-mips.org> <20090429153221.GA26387@roarinelk.homelinux.net> <20090430104130.GA1878@roarinelk.homelinux.net>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.5.18 (2008-05-17)
On Thu, Apr 30, 2009 at 12:41:30PM +0200, Manuel Lauss wrote:

> This is really embarrassing:  The oops is what happens when you
> ioremap(0x10) and write 0xffffffff at the resulting address (0xa0000010).

That address is the TLB reload handler.  You just overwrote the TLB
exception hander.  0xffffffff is sd $31, -1($31) which is a MIPS III
that is 64-bit instruction which the Alchemy core duly honors with a
reserved instruction exception.  The handler is running with
c0_status.exl=1 so the EPC will point to the LL instruction but the
exception printed in the panic will be the 2nd exception.  Case closed,
I'd say.

  Ralf

<Prev in Thread] Current Thread [Next in Thread>