| To: | Shinya Kuribayashi <shinya.kuribayashi@necel.com> |
|---|---|
| Subject: | Re: MIPS: Enable prefetch option for VR5500 processor |
| From: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
| Date: | Tue, 17 Mar 2009 19:47:52 +0300 |
| Cc: | linux-mips@linux-mips.org, ralf@linux-mips.org |
| In-reply-to: | <49BF4410.8080006@necel.com> |
| Organization: | MontaVista Software Inc. |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <49ACF2EF.3080903@necel.com> <49BF4410.8080006@necel.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla/5.0 (X11; U; Linux i686; rv:1.7.2) Gecko/20040803 |
Hello. Shinya Kuribayashi wrote: MIPS: Enable prefetch option for VR5500 processor Signed-off-by: Shinya Kuribayashi <shinya.kuribayashi@necel.com> --- Hi Ralf, I haven't finished fixing up for VR5500 processor support, sigh :-( I hope this is the last one, and don't miss anything essential. Shinya
Why not:
c->options |= MIPS_CPU_CACHE_CDEX_P | MIPS_CPU_PREFETCH;
WBR, Sergei
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 1/2] dmaengine: TXx9 Soc DMA Controller driver, Atsushi Nemoto |
|---|---|
| Next by Date: | Re: [PATCH 1/2] dmaengine: TXx9 Soc DMA Controller driver, Dan Williams |
| Previous by Thread: | MIPS: Enable prefetch option for VR5500 processor, Shinya Kuribayashi |
| Next by Thread: | [PATCH revised] MIPS: Enable prefetch option for VR5500 processor, Shinya Kuribayashi |
| Indexes: | [Date] [Thread] [Top] [All Lists] |