| To: | Atsushi Nemoto <anemo@mba.ocn.ne.jp> |
|---|---|
| Subject: | Re: [PATCH 1/2] dmaengine: TXx9 Soc DMA Controller driver |
| From: | Dan Williams <dan.j.williams@intel.com> |
| Date: | Mon, 16 Mar 2009 21:52:10 -0700 |
| Cc: | linux-mips@linux-mips.org, ralf@linux-mips.org, linux-kernel@vger.kernel.org, haavard.skinnemoen@atmel.com |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:mime-version:sender:received:in-reply-to :references:date:x-google-sender-auth:message-id:subject:from:to:cc :content-type:content-transfer-encoding; bh=5oZ19K8/HWHNTi3tQMRaj0Ok/OrTjY8lgX3exPmXLR4=; b=mBMNiU3jZYdZg3jlFjudt4m09/uPlRvAYu9D0XDWVPDgjlzqBDAEUf9mxOK3m6F1Me mm7gz6vMf8mdrJBDbdSno0VfqC5vjv1mzpSKyPFBEyOouVzX8lVnhJ0UrqS8qaBVEBEm JJTTY4f7xOcL7IV0QLR6bUs2tdLWK6wf0JINE= |
| Domainkey-signature: | a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=mime-version:sender:in-reply-to:references:date :x-google-sender-auth:message-id:subject:from:to:cc:content-type :content-transfer-encoding; b=vQBQrh13kCqFh5hWGbazCGAEpu4a5k7SQIEGbYjrqyesCwwGLvjEEx4gpyqMIdvWNl SEPQQlwZe32ho4biOrq4ZOIxEICqXyhloKVi30r4P2ENNovq0F4gU1ZuS73fHUUEP2/z ZiMBvF0BlWwE8YQ17hDwbHu4XNFnd0FhUqJiw= |
| In-reply-to: | <20090317.112019.147212126.nemoto@toshiba-tops.co.jp> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20090313.011950.61509382.anemo@mba.ocn.ne.jp> <20090313.231659.41197617.anemo@mba.ocn.ne.jp> <1237240246.27945.6.camel@dwillia2-linux.ch.intel.com> <20090317.112019.147212126.nemoto@toshiba-tops.co.jp> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Mon, Mar 16, 2009 at 7:20 PM, Atsushi Nemoto <anemo@mba.ocn.ne.jp> wrote:
> On Mon, 16 Mar 2009 14:50:46 -0700, Dan Williams <dan.j.williams@intel.com>
> wrote:
>> > And above "continue" looks buggy anyway. Keeping incomplete channels
>> > in device->channels list looks very dangerous...
>>
>> Yes it does. Here is the proposed fix:
>> ----->
>> dmaengine: fail device registration if channel registration fails
>>
>> From: Dan Williams <dan.j.williams@intel.com>
>>
>> Atsushi points out:
>> "If alloc_percpu or kzalloc failed, chan_id does not match with its
>> position in device->channels list.
>>
>> And above "continue" looks buggy anyway. Keeping incomplete channels
>> in device->channels list looks very dangerous..."
>>
>> Reported-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
>> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
>
> Thanks, but it seems a hole sill exists. If alloc_percpu or kzalloc
> for the first channel failed, when idr_ref will be freed ?
>
True, we need a check like the following:
/* if we never registered a channel just release the idr */
if (atomic_read(idr_ref) == 0) {
mutex_lock(&dma_list_mutex);
idr_remove(&dma_idr, device->dev_id);
mutex_unlock(&dma_list_mutex);
kfree(idr_ref);
return rc;
}
> Hmm.. why idr_ref is dynamically allocated? Just putting it in
> dma_device makes thing more simple, no?
>
The sysfs device has a longer lifetime than dma_device. See commit
41d5e59c [1].
--
Dan
[1]
http://git.kernel.org/?p=linux/kernel/git/djbw/async_tx.git;a=commitdiff;h=41d5e59c
> ---
> Atsushi Nemoto
> --
> To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
> the body of a message to majordomo@vger.kernel.org
> More majordomo info at http://vger.kernel.org/majordomo-info.html
> Please read the FAQ at http://www.tux.org/lkml/
>
|
| Previous by Date: | Re: [PATCH 1/2] dmaengine: TXx9 Soc DMA Controller driver, Atsushi Nemoto |
|---|---|
| Next by Date: | MIPS: Enable prefetch option for VR5500 processor, Shinya Kuribayashi |
| Previous by Thread: | Re: [PATCH 1/2] dmaengine: TXx9 Soc DMA Controller driver, Atsushi Nemoto |
| Next by Thread: | Re: [PATCH 1/2] dmaengine: TXx9 Soc DMA Controller driver, Atsushi Nemoto |
| Indexes: | [Date] [Thread] [Top] [All Lists] |