| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | [PATCH 1/1] MIPS: Fix a typo in watchpoint register structure. |
| From: | David Daney <ddaney@caviumnetworks.com> |
| Date: | Wed, 24 Dec 2008 15:44:26 -0800 |
| Cc: | David Daney <ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
This fixes the ptrace ABI for watch registers, and should allow 64bit
kernels to use the watch register support.
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
---
arch/mips/include/asm/ptrace.h | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/arch/mips/include/asm/ptrace.h b/arch/mips/include/asm/ptrace.h
index 1f30d16..ce47118 100644
--- a/arch/mips/include/asm/ptrace.h
+++ b/arch/mips/include/asm/ptrace.h
@@ -105,7 +105,7 @@ struct pt_watch_regs {
enum pt_watch_style style;
union {
struct mips32_watch_regs mips32;
- struct mips32_watch_regs mips64;
+ struct mips64_watch_regs mips64;
};
};
--
1.5.6.6
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Update to Add Cavium OCTEON processor support (v6)., David Daney |
|---|---|
| Next by Date: | [PATCH] tx4939ide: Do not use zero count PRD entry, Atsushi Nemoto |
| Previous by Thread: | Update to Add Cavium OCTEON processor support (v6)., David Daney |
| Next by Thread: | [PATCH] tx4939ide: Do not use zero count PRD entry, Atsushi Nemoto |
| Indexes: | [Date] [Thread] [Top] [All Lists] |