linux-mips
[Top] [All Lists]

Re: [PATCH 23/26] Serial: UART driver changes for Cavium OCTEON.

To: David Daney <ddaney@caviumnetworks.com>
Subject: Re: [PATCH 23/26] Serial: UART driver changes for Cavium OCTEON.
From: Alan Cox <alan@lxorguk.ukuu.org.uk>
Date: Thu, 20 Nov 2008 20:06:30 +0000
Cc: linux-mips@linux-mips.org, linux-serial@vger.kernel.org, akpm@linux-foundation.org, linux-kernel@vger.kernel.org, David Daney <ddaney@caviumnetworks.com>, Tomaso Paoletti <tpaoletti@caviumnetworks.com>
In-reply-to: <1227047057-4911-5-git-send-email-ddaney@caviumnetworks.com>
Organization: Red Hat UK Cyf., Amberley Place, 107-111 Peascod Street, Windsor, Berkshire, SL4 1TE, Y Deyrnas Gyfunol. Cofrestrwyd yng Nghymru a Lloegr o'r rhif cofrestru 3798903
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <49233FDE.3010404@caviumnetworks.com> <1227047057-4911-5-git-send-email-ddaney@caviumnetworks.com>
Sender: linux-mips-bounce@linux-mips.org
> +             if ((up->bugs & UART_BUG_OCTEON_IIR) && (iir & 0xf) == 7) {
> +                     /* Busy interrupt */
> +                     serial_in(up, UART_OCTEON_USR);
> +                     iir = serial_in(up, UART_IIR);
> +             }

Could this not be hidden in the register read method for the octeon and
thus kept out of core code ?

<Prev in Thread] Current Thread [Next in Thread>