|To:||David Daney <firstname.lastname@example.org>|
|Subject:||Re: [PATCH 18/29] MIPS: Add SMP_ICACHE_FLUSH for the Cavium CPU family.|
|From:||Sergei Shtylyov <email@example.com>|
|Date:||Fri, 07 Nov 2008 20:59:05 +0300|
|Cc:||firstname.lastname@example.org, Tomaso Paoletti <email@example.com>, Paul Gortmaker <Paul.Gortmaker@windriver.com>|
|Organization:||MontaVista Software Inc.|
|References:||<491358F5.firstname.lastname@example.org> <email@example.com> <49137EEE.firstname.lastname@example.org> <email@example.com> <49146C7F.firstname.lastname@example.org> <491479FD.email@example.com>|
|User-agent:||Mozilla/5.0 (X11; U; Linux i686; rv:1.7.2) Gecko/20040803|
Hello. David Daney wrote:
Signed-off-by: Tomaso Paoletti <firstname.lastname@example.org> Signed-off-by: Paul Gortmaker <Paul.Gortmaker@windriver.com> Signed-off-by: David Daney <email@example.com>
diff --git a/arch/mips/include/asm/smp.h b/arch/mips/include/asm/smp.h index 0ff5b52..e6f419f 100644 --- a/arch/mips/include/asm/smp.h +++ b/arch/mips/include/asm/smp.h @@ -37,6 +37,9 @@ extern int __cpu_logical_map[NR_CPUS];#define SMP_RESCHEDULE_YOURSELF 0x1 /* XXX braindead */#define SMP_CALL_FUNCTION 0x2 +/* Octeon - Tell another core to flush its icache */ +#define SMP_ICACHE_FLUSH 0x4 +
Sigh, again new macro without users...
The users are in 01/29 and 04/29, perhaps you missed them.
Using before defining? Cool. :-]
We are currently touching 82 files. I think the patch set is bisectable for non-octeon targets.
If you would like me to move the Kconfig patch to the end, I can do that. That way you wouldn't have any breakage for octeon if you were to only apply a subset of the patches. Other than that, there are currently no plans to restructure this patch set to try to maintain rigorous define before use ordering.
Maybe it's just me, but IMHO first using the macro and then, 15 patches after that, having a patch that just adds that macro, is going against the common sense...
|<Prev in Thread]||Current Thread||[Next in Thread>|
|Previous by Date:||Re: [PATCH 18/29] MIPS: Add SMP_ICACHE_FLUSH for the Cavium CPU family., David Daney|
|Next by Date:||[PATCH 3/3] Alchemy: common reset code is evalboard code., Manuel Lauss|
|Previous by Thread:||Re: [PATCH 18/29] MIPS: Add SMP_ICACHE_FLUSH for the Cavium CPU family., David Daney|
|Next by Thread:||Re: [PATCH 18/29] MIPS: Add SMP_ICACHE_FLUSH for the Cavium CPU family., Maciej W. Rozycki|
|Indexes:||[Date] [Thread] [Top] [All Lists]|