Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/

To:	Christoph Hellwig <hch@lst.de>
Subject:	Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive
From:	Sergei Shtylyov <sshtylyov@ru.mvista.com>
Date:	Thu, 30 Oct 2008 02:03:11 +0300
Cc:	David Daney <ddaney@caviumnetworks.com>, linux-mips@linux-mips.org, Tomaso Paoletti <tpaoletti@caviumnetworks.com>
In-reply-to:	<20081029184517.GA32500@lst.de>
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<490655B6.4030406@caviumnetworks.com> <1225152181-3221-1-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-2-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-3-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-4-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-5-git-send-email-ddaney@caviumnetworks.com> <20081029184517.GA32500@lst.de>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Thunderbird 2.0.0.17 (Windows/20080914)

Hello.

Christoph Hellwig wrote:

So what is all this crappy code actually supposed to do?

A little explanation would help, or in this case I suspect even an
explanation might not help anyore.


  Hey, leaving behind 220 KB of unreplied quoting was kind of rude...

WBR, Sergei

<Prev in Thread]	Current Thread	[Next in Thread>
Re: [PATCH 07/36] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set., (continued) Re: [PATCH 07/36] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set., David Daney Re: [PATCH 07/36] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set., Ralf Baechle Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Christoph Hellwig Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, David Daney Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Christoph Hellwig Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Chad Reese Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Ralf Baechle Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, David Daney Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Chad Reese Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Christoph Hellwig Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Sergei Shtylyov <= Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Christoph Hellwig Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Sergei Shtylyov Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Christoph Hellwig Re: [PATCH 04/36] Add Cavium OCTEON processor support files to arch/mips/mm., Ralf Baechle Re: [PATCH 04/36] Add Cavium OCTEON processor support files to arch/mips/mm., David Daney Re: [PATCH 04/36] Add Cavium OCTEON processor support files to arch/mips/mm., Ralf Baechle Re: [PATCH 04/36] Add Cavium OCTEON processor support files to arch/mips/mm., David Daney Re: [PATCH 02/36] Add Cavium OCTEON files to arch/mips/include/asm/mach-cavium-octeon, Ralf Baechle Re: [PATCH 02/36] Add Cavium OCTEON files to arch/mips/include/asm/mach-cavium-octeon, Sergei Shtylyov Re: [PATCH 02/36] Add Cavium OCTEON files to arch/mips/include/asm/mach-cavium-octeon, Maciej W. Rozycki

Previous by Date:	Re: [patch 2/3] drivers/rtc/rtc-ds1286.c is borked, Ralf Baechle
Next by Date:	[patch 3/3] drivers/rtc/rtc-m48t35.c is borked too, akpm
Previous by Thread:	Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Christoph Hellwig
Next by Thread:	Re: [PATCH 05/36] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, Christoph Hellwig
Indexes:	[Date] [Thread] [Top] [All Lists]