| To: | David Daney <ddaney@caviumnetworks.com> |
|---|---|
| Subject: | Re: [PATCH 00/36] Add Cavium OCTEON processor support (v2). |
| From: | "Maciej W. Rozycki" <macro@linux-mips.org> |
| Date: | Wed, 29 Oct 2008 19:15:06 +0000 (GMT) |
| Cc: | linux-mips <linux-mips@linux-mips.org>, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, Andrew Morton <akpm@linux-foundation.org>, "Paoletti, Tomaso" <Tomaso.Paoletti@caviumnetworks.com> |
| In-reply-to: | <490655B6.4030406@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <490655B6.4030406@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Alpine 1.10 (LFD 962 2008-03-14) |
On Mon, 27 Oct 2008, David Daney wrote: > This patch set introduces preliminary support for Cavium Networks' > OCTEON processor family. More information about these processors may > be obtained here: > > http://www.caviumnetworks.com/OCTEON_MIPS64.html Well, in the context of a technical mailing list there isn't much more information available at the link you've quoted; although I do understand you might not be the most appropriate person to point it to. Honestly, stating: "The family comprises SOC devices built around MIPS64 cores" would provide about as much (little) information as the web site does. :( Maciej |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Christoph Hellwig |
|---|---|
| Next by Date: | Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, David Daney |
| Previous by Thread: | [PATCH 36/36] Add defconfig for Cavium OCTEON., David Daney |
| Next by Thread: | Re: [PATCH 00/36] Add Cavium OCTEON processor support (v2)., Chris Friesen |
| Indexes: | [Date] [Thread] [Top] [All Lists] |