linux-mips
[Top] [All Lists]
<prev [Date] next>
[Advanced]
 <prev [Thread] next>

Re: [PATCH 07/36] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU

from [Ralf Baechle] [Permanent Link][Original]
To: David Daney <ddaney@caviumnetworks.com>
Subject: Re: [PATCH 07/36] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set.
From: Ralf Baechle <ralf@linux-mips.org>
Date: Tue, 28 Oct 2008 17:28:10 +0000
Cc: linux-mips@linux-mips.org, Tomaso Paoletti <tpaoletti@caviumnetworks.com>, Paul Gortmaker <Paul.Gortmaker@windriver.com>
In-reply-to: <49074135.6060104@caviumnetworks.com>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <490655B6.4030406@caviumnetworks.com> <1225152181-3221-1-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-2-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-3-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-4-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-5-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-6-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-7-git-send-email-ddaney@caviumnetworks.com> <20081028064743.GA18610@linux-mips.org> <49074135.6060104@caviumnetworks.com>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.5.18 (2008-05-17) 
On Tue, Oct 28, 2008 at 09:43:33AM -0700, David Daney wrote:

>> This assignment is redundant anyway - the kernel is starting with the array
>> zeroed.  So just remove this entire initialization and do your array
>> initialization in your mp_ops->smp_setup.
>>
>
> We already do that.  I will just delete this section unconditionally.

I've already committed that locally.

  Ralf
[More with this subject...]
<Prev in Thread] Current Thread [Next in Thread>
Previous by Date:  Re: [PATCH 02/36] Add Cavium OCTEON files to arch/mips/include/asm/mach-cavium-octeon, Maciej W. Rozycki
Next by Date:  Re: [PATCH 11/36] MIPSR2 ebase isn't just CAC_BASE, Maciej W. Rozycki
Previous by Thread:  Re: [PATCH 07/36] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set., David Daney
Next by Thread:  Re: [PATCH 06/36] Add Cavium OCTEON processor CSR definitions, Christoph Hellwig
Indexes:  [Date] [Thread] [Top] [All Lists]