| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | [PATCH 09/36] Enable mips32 style bitops for Cavium OCTEON. |
| From: | David Daney <ddaney@caviumnetworks.com> |
| Date: | Mon, 27 Oct 2008 17:02:41 -0700 |
| Cc: | David Daney <ddaney@caviumnetworks.com>, Tomaso Paoletti <tpaoletti@caviumnetworks.com> |
| In-reply-to: | <1225152181-3221-8-git-send-email-ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <490655B6.4030406@caviumnetworks.com> <1225152181-3221-1-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-2-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-3-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-4-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-5-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-6-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-7-git-send-email-ddaney@caviumnetworks.com> <1225152181-3221-8-git-send-email-ddaney@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
Enable the basic bitops like __ffs and so forth that would normally be
on if we were MIPS32 or MIPS64, but aren't since Cavium sets neither.
Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com>
Signed-off-by: David Daney<ddaney@caviumnetworks.com>
---
arch/mips/include/asm/bitops.h | 3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diff --git a/arch/mips/include/asm/bitops.h b/arch/mips/include/asm/bitops.h
index 49df8c4..6f5f225 100644
--- a/arch/mips/include/asm/bitops.h
+++ b/arch/mips/include/asm/bitops.h
@@ -558,7 +558,8 @@ static inline void __clear_bit_unlock(unsigned long nr,
volatile unsigned long *
__clear_bit(nr, addr);
}
-#if defined(CONFIG_CPU_MIPS32) || defined(CONFIG_CPU_MIPS64)
+#if defined(CONFIG_CPU_MIPS32) || defined(CONFIG_CPU_MIPS64) \
+ || defined(CONFIG_CPU_CAVIUM_OCTEON)
/*
* Return the bit position (0..63) of the most significant 1 bit in a word
--
1.5.6.5
|
| Previous by Date: | [PATCH 08/36] For Cavium OCTEON handle hazards as per the R10000 handling., David Daney |
|---|---|
| Next by Date: | [PATCH 10/36] Cavium OCTEON: Set hwrena and lazily restore CP2 state., David Daney |
| Previous by Thread: | [PATCH 08/36] For Cavium OCTEON handle hazards as per the R10000 handling., David Daney |
| Next by Thread: | [PATCH 10/36] Cavium OCTEON: Set hwrena and lazily restore CP2 state., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |