Re: [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC

linux-mips

Re: [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC_BASE

To:	"Maciej W. Rozycki" <macro@linux-mips.org>
Subject:	Re: [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC_BASE
From:	David Daney <ddaney@caviumnetworks.com>
Date:	Fri, 24 Oct 2008 13:12:28 -0700
Cc:	linux-mips@linux-mips.org, Tomaso Paoletti <tpaoletti@caviumnetworks.com>
In-reply-to:	<alpine.LFD.1.10.0810242054420.31223@ftp.linux-mips.org>
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<1224809821-5532-1-git-send-email-ddaney@caviumnetworks.com> <1224809821-5532-12-git-send-email-ddaney@caviumnetworks.com> <alpine.LFD.1.10.0810242054420.31223@ftp.linux-mips.org>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Thunderbird 2.0.0.16 (X11/20080723)

Maciej W. Rozycki wrote:

On Thu, 23 Oct 2008, ddaney@caviumnetworks.com wrote:
From: David Daney <ddaney@caviumnetworks.com>

On Cavium, the ebase isn't just CAC_BASE, but also the part of
read_c0_ebase() too.
How is that unique to CONFIG_CPU_CAVIUM_OCTEON? That's a general featureof the MIPS revision 2 architecture, so please make it right from thebeginning. You'll avoid an ugly #ifdef this way too.

Thanks for the feedback. We will submit a patch that uses the runtimevalue of mipsr2 to do the adjustment.


David Daney

[More with this subject...]

<Prev in Thread]	Current Thread	[Next in Thread>
[PATCH 04/37] Add Cavium OCTEON processor support files to arch/mips/mm., (continued) [PATCH 04/37] Add Cavium OCTEON processor support files to arch/mips/mm., ddaney [PATCH 03/37] Add Cavium OCTEON processor support files to arch/mips/kernel., ddaney [PATCH 05/37] Add Cavium OCTEON processor support files to and arch/mips/cavium-octeon/executive, ddaney [PATCH 08/37] For Cavium OCTEON handle hazzards as per the R10000 handling., ddaney Re: [PATCH 08/37] For Cavium OCTEON handle hazzards as per the R10000 handling., Sergei Shtylyov [PATCH 07/37] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set., ddaney [PATCH 09/37] Enable mips32 style bitops for Cavium OCTEON., ddaney [PATCH 10/37] Cavium OCTEON: Set hwrena and lazily restore CP2 state., ddaney [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC_BASE, ddaney Re: [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC_BASE, Maciej W. Rozycki Re: [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC_BASE, David Daney <= [PATCH 13/37] Add Cavium OCTEON processor constants., ddaney [PATCH 12/37] Add Cavium OCTEON to arch/mips/Kconfig, ddaney [PATCH 15/37] Probe for Cavium OCTEON CPUs., ddaney [PATCH 14/37] Rewrite cpu_to_name so it has one statement per line., ddaney [PATCH 19/37] Cavium OCTEON: increase MAX_DMA address., ddaney [PATCH 16/37] MIPS: Hook Cavium OCTEON cache init into cache.c, ddaney [PATCH 23/37] Add SMP_ICACHE_FLUSH for the Cavium CPU family., ddaney [PATCH 17/37] cavium: Hook Cavium specifics into main arch/mips dir, ddaney [PATCH 18/37] Cavium OCTEON modify core io.h macros to account for the Octeon Errata Core-301., ddaney [PATCH 20/37] Cavium OCTEON: add in icache and dcache error functions., ddaney

Previous by Date:	Re: [PATCH 29/37] Don't clobber spinlocks in 8250., Maciej W. Rozycki
Next by Date:	Re: [PATCH] rb532: set gpio interrupt status and level for CompactFlash, Ralf Baechle
Previous by Thread:	Re: [PATCH 11/37] Cavium OCTEON: ebase isn't just CAC_BASE, Maciej W. Rozycki
Next by Thread:	[PATCH 13/37] Add Cavium OCTEON processor constants., ddaney
Indexes:	[Date] [Thread] [Top] [All Lists]