| To: | ddaney@caviumnetworks.com |
|---|---|
| Subject: | Re: [PATCH 08/37] For Cavium OCTEON handle hazzards as per the R10000 handling. |
| From: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
| Date: | Fri, 24 Oct 2008 14:46:09 +0400 |
| Cc: | linux-mips@linux-mips.org, Tomaso Paoletti <tpaoletti@caviumnetworks.com>, Paul Gortmaker <Paul.Gortmaker@windriver.com> |
| In-reply-to: | <1224809821-5532-9-git-send-email-ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1224809821-5532-1-git-send-email-ddaney@caviumnetworks.com> <1224809821-5532-9-git-send-email-ddaney@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Thunderbird 2.0.0.17 (Windows/20080914) |
Hello. ddaney@caviumnetworks.com wrote: For Cavium CPU, we treat the same as R10000, in that all hazzards are dealt with in hardware. Only they're haZards. :-) WBR, Sergei |
| Previous by Date: | Re: [PATCH 28/37] Cavium OCTEON FPU EMU exception as TLB exception, Sergei Shtylyov |
|---|---|
| Next by Date: | Re: [PATCH] ide: Add tx4938ide driver (v2), Sergei Shtylyov |
| Previous by Thread: | [PATCH 08/37] For Cavium OCTEON handle hazzards as per the R10000 handling., ddaney |
| Next by Thread: | [PATCH 07/37] Don't assume boot CPU is CPU0 if MIPS_DISABLE_BOOT_CPU_ZERO set., ddaney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |