| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | [PATCH 27/37] Add Cavium OCTEON slot into proper tlb category. |
| From: | ddaney@caviumnetworks.com |
| Date: | Thu, 23 Oct 2008 17:56:51 -0700 |
| Cc: | David Daney <ddaney@caviumnetworks.com>, Tomaso Paoletti <tpaoletti@caviumnetworks.com>, Paul Gortmaker <Paul.Gortmaker@windriver.com> |
| In-reply-to: | <1224809821-5532-1-git-send-email-ddaney@caviumnetworks.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1224809821-5532-1-git-send-email-ddaney@caviumnetworks.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
From: David Daney <ddaney@caviumnetworks.com>
Expand the case statement for build_tlb_write_entry so that it does
the right thing on Cavium CPU variants.
Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com>
Signed-off-by: Paul Gortmaker <Paul.Gortmaker@windriver.com>
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
---
arch/mips/mm/tlbex.c | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c
index 979cf91..4294203 100644
--- a/arch/mips/mm/tlbex.c
+++ b/arch/mips/mm/tlbex.c
@@ -317,6 +317,7 @@ static void __cpuinit build_tlb_write_entry(u32 **p, struct
uasm_label **l,
case CPU_BCM3302:
case CPU_BCM4710:
case CPU_LOONGSON2:
+ case CPU_CAVIUM_OCTEON:
if (m4kc_tlbp_war())
uasm_i_nop(p);
tlbw(p);
--
1.5.5.1
|
| Previous by Date: | [PATCH 20/37] Cavium OCTEON: add in icache and dcache error functions., ddaney |
|---|---|
| Next by Date: | [PATCH 06/37] Add Cavium OCTEON processor CSR definitions, ddaney |
| Previous by Thread: | [PATCH 20/37] Cavium OCTEON: add in icache and dcache error functions., ddaney |
| Next by Thread: | [PATCH 06/37] Add Cavium OCTEON processor CSR definitions, ddaney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |