| To: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
|---|---|
| Subject: | Re: [PATCH 1/2] ide: Add tx4939ide driver |
| From: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
| Date: | Wed, 10 Sep 2008 20:25:55 +0400 |
| Cc: | Atsushi Nemoto <anemo@mba.ocn.ne.jp>, linux-mips@linux-mips.org, linux-ide@vger.kernel.org, bzolnier@gmail.com, ralf@linux-mips.org |
| In-reply-to: | <48C7EDE4.3090400@ru.mvista.com> |
| Organization: | MontaVista Software Inc. |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20080910.010824.07456636.anemo@mba.ocn.ne.jp> <48C6B768.4010200@ru.mvista.com> <20080911.003222.51867360.anemo@mba.ocn.ne.jp> <48C7EDE4.3090400@ru.mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla/5.0 (X11; U; Linux i686; rv:1.7.2) Gecko/20040803 |
Hello, I just wrote: Acltually, this is somewhat wrong WRT the programming the command PIO timings in the bits 8..10: they should be set to the same value Hmm, probably isn't actually wrong, though usually IDE controllers have a single command timings register per channel. MBR, Sergei |
| Previous by Date: | Re: [PATCH 1/2] ide: Add tx4939ide driver, Sergei Shtylyov |
|---|---|
| Next by Date: | Re: [PATCH 1/1] mips: clear IV bit in CP0 cause if the CPU doesn't support divec, Ralf Baechle |
| Previous by Thread: | Re: [PATCH 1/2] ide: Add tx4939ide driver, Sergei Shtylyov |
| Next by Thread: | Re: [PATCH 1/2] ide: Add tx4939ide driver, Atsushi Nemoto |
| Indexes: | [Date] [Thread] [Top] [All Lists] |