| To: | sshtylyov@ru.mvista.com |
|---|---|
| Subject: | Re: [PATCH 1/2] ide: Add tx4939ide driver |
| From: | Atsushi Nemoto <anemo@mba.ocn.ne.jp> |
| Date: | Thu, 11 Sep 2008 00:12:58 +0900 (JST) |
| Cc: | alan@lxorguk.ukuu.org.uk, linux-mips@linux-mips.org, linux-ide@vger.kernel.org, bzolnier@gmail.com, ralf@linux-mips.org |
| In-reply-to: | <48C6AD7E.10005@ru.mvista.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20080910.010824.07456636.anemo@mba.ocn.ne.jp> <20080909174459.2aa9808a@lxorguk.ukuu.org.uk> <48C6AD7E.10005@ru.mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Tue, 09 Sep 2008 21:08:14 +0400, Sergei Shtylyov <sshtylyov@ru.mvista.com> wrote: > >>+#define TX4939IDE_BASE(hwif) ((hwif)->io_ports.data_addr & ~0xfff) > > > Why do you have void __iomem casts all over the write methods not in the > > _BASE() method - that would let sparse do its job properly > > I don't get why there's need for & at all -- isn't IDE data register > address always on 4K boundary? On little endian, yes. On big endian, this controller flips addr[2:0]. --- Atsushi Nemoto |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 1/2] ide: Add tx4939ide driver, Atsushi Nemoto |
|---|---|
| Next by Date: | Re: [PATCH 1/1] mips: clear IV bit in CP0 cause if the CPU doesn't support divec, Shinya Kuribayashi |
| Previous by Thread: | Re: [PATCH 1/2] ide: Add tx4939ide driver, Sergei Shtylyov |
| Next by Thread: | Re: [PATCH 1/2] ide: Add tx4939ide driver, Atsushi Nemoto |
| Indexes: | [Date] [Thread] [Top] [All Lists] |