| To: | David Acker <dacker@roinet.com> |
|---|---|
| Subject: | Re: [PATCH] e100: Add missing dma sync for proper operation with non-coherent caches. |
| From: | David Daney <ddaney@avtrex.com> |
| Date: | Tue, 26 Aug 2008 12:24:31 -0700 |
| Cc: | e1000-devel@lists.sourceforge.net, netdev@vger.kernel.org, linux-mips <linux-mips@linux-mips.org> |
| In-reply-to: | <48B45065.5050907@roinet.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <48B3A8D0.2040108@avtrex.com> <48B45065.5050907@roinet.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Thunderbird 2.0.0.16 (X11/20080723) |
David Acker wrote: David Daney wrote: Should the call to pci_dma_sync_single_for_device be DMA_TO_DEVICE since we are giving the memory back to the device?diff --git a/drivers/net/e100.c b/drivers/net/e100.c index 19d32a2..fb8d551 100644 --- a/drivers/net/e100.c +++ b/drivers/net/e100.c@@ -1840,6 +1840,11 @@ static int e100_rx_indicate(struct nic *nic, struct rx *rx, if (readb(&nic->csr->scb.status) & rus_no_res) No. We are giving the memory back to the device, but the direction of the data transfer is from the device to memory. David Daney |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] e100: Add missing dma sync for proper operation with non-coherent caches., David Acker |
|---|---|
| Next by Date: | Re: [PATCH] mips: Add dma_mmap_coherent(), Grant Grundler |
| Previous by Thread: | Re: [PATCH] e100: Add missing dma sync for proper operation with non-coherent caches., David Acker |
| Next by Thread: | Re: [PATCH] e100: Add missing dma sync for proper operation with non-coherent caches., Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |