linux-mips
[Top] [All Lists]

Re: [PATCH] vr41xx: fix problem with vr41xx_cpu_wait

To: Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp>
Subject: Re: [PATCH] vr41xx: fix problem with vr41xx_cpu_wait
From: Ricardo Mendoza <ricmm@gentoo.org>
Date: Wed, 6 Aug 2008 02:08:18 +0000
Cc: linux-mips@linux-mips.org, ralf@linux-mips.org
In-reply-to: <200808060147.m761l4Is022564@po-mbox303.hop.2iij.net>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <20080805104314.GB4628@woodpecker.gentoo.org> <200808060147.m761l4Is022564@po-mbox303.hop.2iij.net>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.5.16 (2007-06-09)
On Wed, Aug 06, 2008 at 10:49:01AM +0900, Yoichi Yuasa wrote:
 
> In VR4100 series User's Manual, it's being written
> "IE bit of the Status register in the CP0 is also set to 1".
> 
> Do you have any problem on your board?

Hello Yoichi,

Just now I got my hands on the manual, I can see that the standby
instruction sets IE bit to 1 but only on Vr4131 and Vr4181A cores, all
others (such as my Vr4121) need to have interrupts enabled before going
into standby.

The patch will make it work on all Vr4100 derivates, or we could also
add code to build the function depending on CPU type. What do you think?


     Ricardo

<Prev in Thread] Current Thread [Next in Thread>