| To: | "Maciej W. Rozycki" <macro@linux-mips.org> |
|---|---|
| Subject: | Re: [PATCH][MIPS] fix divide by zero error in build_clear_page and build_copy_page |
| From: | Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp> |
| Date: | Thu, 8 May 2008 07:38:08 +0900 |
| Cc: | yoichi_yuasa@tripeaks.co.jp, Ralf Baechle <ralf@linux-mips.org>, linux-mips <linux-mips@linux-mips.org> |
| In-reply-to: | <Pine.LNX.4.55.0805071712520.25644@cliff.in.clinika.pl> |
| Organization: | TriPeaks Corporation |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20080507233815.e6de28da.yoichi_yuasa@tripeaks.co.jp> <Pine.LNX.4.55.0805071712520.25644@cliff.in.clinika.pl> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Wed, 7 May 2008 17:14:22 +0100 (BST) "Maciej W. Rozycki" <macro@linux-mips.org> wrote: > On Wed, 7 May 2008, Yoichi Yuasa wrote: > > > Fix divide by zero error in build_clear_page() and build_copy_page() > > Why would ever cache_line_size be zero in this place? Are you trying to > support a cacheless CPU? If not, it should be a BUG_ON(). > When CPU has no prefetch, no cache cdex_s and no caache cdex_p, cache_line_size is zero. I confirmed it with Nevada(Cobalt server) and VR41xx. Yoichi |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [RFC][PATCH 2/4] RTC: SWARM I2C board initialization, Maciej W. Rozycki |
|---|---|
| Next by Date: | Re: [PATCH][MIPS] fix divide by zero error in build_clear_page and build_copy_page, Maciej W. Rozycki |
| Previous by Thread: | Re: [PATCH][MIPS] fix divide by zero error in build_clear_page and build_copy_page, Maciej W. Rozycki |
| Next by Thread: | Re: [PATCH][MIPS] fix divide by zero error in build_clear_page and build_copy_page, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |