| To: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
|---|---|
| Subject: | Re: [PATCH] PbAu1200: fix header breakage |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Thu, 3 Apr 2008 18:42:20 +0100 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <47F4D006.4090200@ru.mvista.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <200804022353.19379.sshtylyov@ru.mvista.com> <47F4D006.4090200@ru.mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.17 (2007-11-01) |
On Thu, Apr 03, 2008 at 04:39:34PM +0400, Sergei Shtylyov wrote: >> Signed-off-by: Sergei Shtylyov <sshtylyov@ru.mvista.com> > >> --- >> Looks like nobody ever cared since the code was merged -- there's no >> defconfig. > > Er, no... the breakage has been introduced by the commit > 95c4eb3ef4484ca85da5c98780d358cffd546b90 ([MIPS] Alchemy: Renumber > interrupts so irq_cpu can work.), so thanks go to its hasty author. ;-) Peple throw all sorts of MIPS kit at me but no big iron that could be used for regular test builds. So that sort of mistakes which to a degree is unavoidable oftens stays hidden for too long. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH][MIPS][3/6]: AR7: VLYNQ bus, Florian Lohoff |
|---|---|
| Next by Date: | [PATCH] Alchemy: move UART platform code to its proper place, Sergei Shtylyov |
| Previous by Thread: | Re: [PATCH] PbAu1200: fix header breakage, Sergei Shtylyov |
| Next by Thread: | Re: [PATCH] PbAu1200: fix header breakage, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |