| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | Re: Where's C0 count/.compare IRQ is unmasked?? |
| From: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
| Date: | Mon, 24 Mar 2008 20:59:27 +0300 |
| Cc: | ralf@linux-mips.org |
| In-reply-to: | <47E559B6.9010001@ru.mvista.com> |
| Organization: | MontaVista Software Inc. |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <47E559B6.9010001@ru.mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla/5.0 (X11; U; Linux i686; rv:1.7.2) Gecko/20040803 |
Hi, I wrote: I'm dazed and confused -- please forget my ignorance but I fail to see where the count/compare interrupt is enabled by the most platforms but Alchemy (which does it in arch_init_irq() -- which is causing me trouble). I'd expected this to happev in cevr-r4k.c but no, it doesn't (unlike cevt-sb1250.c for example). In fact, it does, via setup_irq(), so ignorant I am. :-[ WBR, Sergei |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: FW: Alchemy power managment code., Sergei Shtylyov |
|---|---|
| Next by Date: | Re: [ADMIN] Linux-mips.org moving to new site, Ralf Baechle |
| Previous by Thread: | Where's C0 count/.compare IRQ is unmasked??, Sergei Shtylyov |
| Next by Thread: | Problem with compiling kernel on Octance R10K, mrre |
| Indexes: | [Date] [Thread] [Top] [All Lists] |