| To: | Ralf Baechle <ralf@linux-mips.org> |
|---|---|
| Subject: | Re: [PATCH 1/2][MIPS] replace c0_compare acknowledge by c0_timer_ack() |
| From: | Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp> |
| Date: | Tue, 18 Mar 2008 13:47:20 +0900 |
| Cc: | yoichi_yuasa@tripeaks.co.jp, linux-mips <linux-mips@linux-mips.org> |
| In-reply-to: | <20080317161635.GA25549@linux-mips.org> |
| Organization: | TriPeaks Corporation |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20080317234740.705a8a34.yoichi_yuasa@tripeaks.co.jp> <20080317161635.GA25549@linux-mips.org> |
| Sender: | linux-mips-bounce@linux-mips.org |
Hi Ralf, On Mon, 17 Mar 2008 16:16:35 +0000 Ralf Baechle <ralf@linux-mips.org> wrote: > On Mon, Mar 17, 2008 at 11:47:40PM +0900, Yoichi Yuasa wrote: > > > VR41xx, CP0 hazard is necessary between read_c0_count() and > > write_c0_compare(). > > Interesting. I wonder why you need this patch but nobody else? Three NOP are necessary on the TB0287(VR4131 board). Yoichi |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 1/2][MIPS] replace c0_compare acknowledge by c0_timer_ack(), Ralf Baechle |
|---|---|
| Next by Date: | MIPS prelink question, Hiroki Kaminaga |
| Previous by Thread: | Re: [PATCH 1/2][MIPS] replace c0_compare acknowledge by c0_timer_ack(), Ralf Baechle |
| Next by Thread: | Re: [PATCH 1/2][MIPS] replace c0_compare acknowledge by c0_timer_ack(), Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |