linux-mips
[Top] [All Lists]

Re: Tester with IP27/IP30 needed

To: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Subject: Re: Tester with IP27/IP30 needed
From: Kumba <kumba@gentoo.org>
Date: Sat, 02 Feb 2008 17:08:31 -0500
Cc: Ralf Baechle <ralf@linux-mips.org>, Florian Lohoff <flo@rfc822.org>, linux-mips@linux-mips.org, debian-mips@lists.debian.org
In-reply-to: <20080126143949.GA6579@alpha.franken.de>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <20080115112420.GA7347@alpha.franken.de> <20080115112719.GB7920@paradigm.rfc822.org> <20080117004054.GA12051@alpha.franken.de> <479609A6.2020204@gentoo.org> <20080122154958.GA29108@linux-mips.org> <479AA532.5040603@gentoo.org> <20080126143949.GA6579@alpha.franken.de>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Thunderbird 2.0.0.9 (Windows/20071031)
Thomas Bogendoerfer wrote:
no suprise here. As Ralf already noted cache barrier is a restricted
instruction, it will always cause a illegal instruction when used
in user space. Nevertheless it looks like all IP28 are affected
by the simple exploit. Flo built glibc 2.7 with LLSC war workaround
and this avoids triggering the hang.

Ah, didn't know the 'cache' instructions was kernel-mode only. Explains why it survived then :)

How does one enable the LLSC war workaround in glibc?


--Kumba

--
Gentoo/MIPS Team Lead

"Such is oft the course of deeds that move the wheels of the world: small hands do them because they must, while the eyes of the great are elsewhere." --Elrond

<Prev in Thread] Current Thread [Next in Thread>