[Top] [All Lists]

RE: Inter processor synchronization

To: "Ralf Baechle" <>
Subject: RE: Inter processor synchronization
From: "Nilanjan Roychowdhury" <>
Date: Fri, 14 Dec 2007 09:51:23 +0530
Cc: <>
In-reply-to: <>
Original-recipient: rfc822;
References: <9D98C51005D80D43A19A3DF329A61D690106A282@INDEXCH2003.gmi.domain> <>
Thread-index: Acg9h+v6X6nQlzAoSFKIiGz9oKlz7AAgHufA
Thread-topic: Inter processor synchronization

on Thursday, December 13, 2007 6:29 PM:, Ralf Baechle wrote:
> On Thu, Dec 13, 2007 at 09:07:20AM +0530, Nilanjan Roychowdhury wrote:
>> I have a scenario where two images of the same Linux kernel are
>> running on two MIPS cores. One is 24K and another is 4KEC. What is
>> the best way to achieve inter processor synchronization between them?
>> I guess the locks for LL/SC are local to a particular core and can
>> not be extended across a multi core system.

> 4K and 24K cores don't support cache coherency.  So SMP is out of
> question. 
> This is a _total_ showstopper for SMP, don't waste your time thinking
> on possible workarounds. 
> The you could do is some sort of clusting, running two OS images, one
> on the 4K and one on the 24K which would communicate through a
> carefully cache managed or even uncached shared memory region.  

I guess I am left with only this option. Can you please throw some more
On the IPC you are mentioning?

>> Will it be easier for me if both of them becomes same core ( like
>> both 24k) and I run the SMP version of Linux.
> Within limits Linux supports mixing different CPU types such as
> R4000MC / R4400MC and R10000 / R12000 / R14000 mixes because those
> processors are similar enough  
>   Ralf


<Prev in Thread] Current Thread [Next in Thread>