| To: | Thomas Bogendoerfer <tsbogend@alpha.franken.de> |
|---|---|
| Subject: | Re: [PATCH] Use correct dma flushing in dma_cache_sync() |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Wed, 28 Nov 2007 09:43:34 +0000 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <20071127183133.CB8DDC2B2D@solo.franken.de> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20071127183133.CB8DDC2B2D@solo.franken.de> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.17 (2007-11-01) |
On Tue, Nov 27, 2007 at 07:31:33PM +0100, Thomas Bogendoerfer wrote: > Not cache coherent R10k systems (like IP28) need to do real cache > invalidates in dma_cache_sync(). Queued for 2.6.25, Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: BUG: using smp_processor_id() in preemptible code, Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH] IP28: added cache barrier to assembly routines, Ralf Baechle |
| Previous by Thread: | [PATCH] Use correct dma flushing in dma_cache_sync(), Thomas Bogendoerfer |
| Next by Thread: | mips build breakage in current mainline, Andrew Morton |
| Indexes: | [Date] [Thread] [Top] [All Lists] |