| To: | Ralf Baechle <ralf@linux-mips.org> |
|---|---|
| Subject: | Re: [PATCH] Use a sensible tlbex default for unknown CPUs |
| From: | Thiemo Seufer <ths@networkno.de> |
| Date: | Thu, 25 Oct 2007 17:53:13 +0100 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <20071025161023.GA24715@linux-mips.org> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20071025155912.GD3994@networkno.de> <20071025161023.GA24715@linux-mips.org> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.16 (2007-06-11) |
Ralf Baechle wrote: > On Thu, Oct 25, 2007 at 04:59:12PM +0100, Thiemo Seufer wrote: > > > currently the kernel panics when it boots on an unknown CPU model > > (with an unknown PRID). Based on the assumption that the majority > > of newly supported CPU will conform to Release 2 standard, I wrote > > the appended patch which handles unknown CPUs as R2. It isn't > > completely bulletproof, as (yet unsupported) non-R1/R2 CPUs may > > use the AT config bits for different purposes. I still think this > > is good enough a test. > > > > This patch allows me to boot Linux on a "generic" MIPS64R2 Qemu > > without making up a potentially conflicting PRID. All-zeroes > > like for other undefined fields does fine. > > It's a little more elegant with cpu_has_mips_r2. So how about below patch. Fine with me. Thiemo |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] serial: fix au1xxx UART0 irq setup, Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH] Use a sensible tlbex default for unknown CPUs, Maciej W. Rozycki |
| Previous by Thread: | Re: [PATCH] Use a sensible tlbex default for unknown CPUs, Ralf Baechle |
| Next by Thread: | Re: [PATCH] Use a sensible tlbex default for unknown CPUs, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |